



Low-Voltage Logic
ALB, ALVC, LV, LVC, LVT Families

Data Book

1998

Advanced System Logic Products

INTRODUCTION

The 3.3-V era has arrived! The combination of continuous advancement in semiconductor wafer fabrication technologies and the proliferation of battery-powered computing devices has changed system-design methodologies of the past, and indeed our entire industry. This new era brings a new set of possibilities for computing and hand-held instruments: products that run faster, consume less power, and use fewer total system components than ever before; products that are smaller and lighter, yet maintain interface compatibility with existing industry standard bus architectures; and products that will bring on the next era in the computer industry.

Welcome to the 1996 Texas Instruments Low-Voltage Logic Data Book. A single family of 3.3-V logic products could not possibly cover the diverse needs of all of the end-equipment segments. Products ranging from hand-held point-of-sale terminals, notebook and laptop personal computers, low-power environmentally conscious desktop computers and peripherals, and high-performance RISC and CISC workstation platforms share the need for low-voltage technology, but have radically different price, performance, and feature requirements for the logic they employ. As a response to these diverse needs, Texas Instruments has developed four independent logic families:

- Advanced Low-Voltage CMOS (ALVC)
- Low-Voltage HCMOS (LV)
- Low-Voltage CMOS (LVC)
- Low-Voltage Technology (LVT)

These products span four generations of CMOS and BiCMOS process technologies and years of fine-pitch packaging and innovative circuit developments to deliver a set of products for each of these end-equipment segments. In addition to popular octal and Widebus™ bus-interface circuits, two of the families also include SSI and MSI logic functions to help streamline design and facilitate time to market.

Voltage translators are provided to bridge the gap between the 5-V and 3.3-V environments. In addition to the LVT family, the LVC family also is 5 V tolerant. This creates even more flexibility in the mixed-signal environments. Also new this year is the addition of the 2.5-V specification to the ALVC family. Designers of high-speed backplane applications will have great interest in the GTL family of transceivers.

Some of the information in this data book is in product-preview or advance-information form. For more information on these products including availability dates, pricing, and final timing specifications, please contact your local Texas Instruments field sales representative, authorized distributor, or call our Advanced System Logic hotline at (903) 868-5202.

We are sure you will agree that Texas Instruments has developed the most complete line of low-voltage logic products in the industry. We hope that these products will meet your system and design needs. Texas Instruments has been and will continue to be the logic leader for bus-interface products.

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Low-Voltage Logic Data Book

***ALB, ALVC, LV, LVC, LVT
Families***

INTRODUCTION

The 3.3-V era has arrived! The combination of continuous advancement in semiconductor wafer fabrication technologies and the proliferation of battery-powered computing devices has changed system-design methodologies of the past, and indeed our entire industry. This new era brings a new set of possibilities for computing and hand-held instruments: products that run faster, consume less power, and use fewer total system components than ever before; products that are smaller and lighter, yet maintain interface compatibility with existing industry standard bus architectures; and products that will bring on the next era in the computer industry.

Welcome to the 1996 Texas Instruments Low-Voltage Logic Data Book. A single family of 3.3-V logic products could not possibly cover the diverse needs of all of the end-equipment segments. Products ranging from hand-held point-of-sale terminals, notebook and laptop personal computers, low-power environmentally conscious desktop computers and peripherals, and high-performance RISC and CISC workstation platforms share the need for low-voltage technology, but have radically different price, performance, and feature requirements for the logic they employ. As a response to these diverse needs, Texas Instruments has developed four independent logic families:

- Advanced Low-Voltage CMOS (ALVC)
- Low-Voltage HCMOS (LV)
- Low-Voltage CMOS (LVC)
- Low-Voltage Technology (LVT)

These products span four generations of CMOS and BiCMOS process technologies and years of fine-pitch packaging and innovative circuit developments to deliver a set of products for each of these end-equipment segments. In addition to popular octal and Widebus™ bus-interface circuits, two of the families also include SSI and MSI logic functions to help streamline design and facilitate time to market.

Voltage translators are provided to bridge the gap between the 5-V and 3.3-V environments. In addition to the LVT family, the LVC family also is 5 V tolerant. This creates even more flexibility in the mixed-signal environments. Also new this year is the addition of the 2.5-V specification to the ALVC family. Designers of high-speed backplane applications will have great interest in the GTL family of transceivers.

Some of the information in this data book is in product-preview or advance-information form. For more information on these products including availability dates, pricing, and final timing specifications, please contact your local Texas Instruments field sales representative, authorized distributor, or contact the European Product Information Center at:

E-PIC
TI SC European Product Information Center

MULTILINGUAL TECHNICAL HOTLINE:

Français:	+33 (0)1 30 70 11 64
English:	+44 (0)1 60 466 3399
Italiano:	+33 (0)1 30 70 11 67
Deutsch:	+49 (0)8161 80 33 11

E-mail: epic@ti.com
24 Hours FAXLINE: +33 (0)1 30 70 10 32

APPLICATION SUPPORT (Via MODEM):

BBS:	+33 (0)1 30 70 11 99
INTERNET:	http://www.ti.com

We are sure you will agree that Texas Instruments has developed the most complete line of low-voltage logic products in the industry. We hope that these products will meet your system and design needs. Texas Instruments has been and will continue to be the logic leader for bus-interface products.

OEC, SCOPE, UBE, UBT, Widebus, and Widebus+ are trademarks of Texas Instruments Incorporated.



PRODUCT STAGE STATEMENTS

Product stage statements are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the **PRODUCTION DATA** stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing **PRODUCT PREVIEW** information or **ADVANCE INFORMATION** are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains **PRODUCTION DATA** information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
Alphanumeric Index	1–3
Glossary	1–5
Explanation of Function Tables	1–9
D Flip-Flop and Latch Signal Conventions	1–11
Thermal Information	1–12
Functional Index	1–15

DEVICE	PAGE	DEVICE	PAGE
ALB Widebus™		ALVC Widebus™ (continued)	
SN74 ALB16244	-2-3	SN74ALVCH16841	-3-405
SN74 ALB16245	-2-9	SN74ALVCH16863	-3-413
ALVC Widebus™		SN74ALVCH16901	-3-419
SN74ALVCH16240	-3-3	SN74ALVCH16952	-3-429
SN74ALVC16244A	-3-11	LVT Octals	
SN74ALVCH16244	-3-19	SN54/74LVT125	-4-3
SN74ALVCH162244	-3-27	SN54/74LVTH125	-4-9
SN74ALVCH16245	-3-35	SN54/74LVTH240	-4-15
SN74ALVCHR162245	-3-41	SN54/74LVT240A	-4-21
SN74ALVC164245	-3-47	SN54/74LVTH241	-4-27
SN74ALVCH16260	-3-55	SN54/74LVTH244A	-4-33
SN74ALVCH162260	-3-63	SN54/74LVTH244B	-4-39
SN74ALVCH162268	-3-71	SN54/74LVTH245A	-4-45
SN74ALVCH16269	-3-79	SN54/74LVTH2245	-4-51
SN74ALVCHR162269A	-3-87	SN54/74LVT245B	-4-57
SN74ALVCH16270	-3-95	SN54/74LVTH273	-4-63
SN74ALVCH16271	-3-103	SN54/74LVTH373	-4-69
SN74ALVCH16282	-3-111	SN54/74LVTH374	-4-75
SN74ALVCH16334	-3-119	SN54/74LVTH540	-4-81
SN74ALVCH162334	-3-127	SN54/74LVTH541	-4-87
SN74ALVCH16344	-3-135	SN54/74LVTH543	-4-93
SN74ALVCH162344	-3-143	SN54/74LVTH573	-4-101
SN74ALVCH16373	-3-151	SN54/74LVTH574	-4-107
SN74ALVCH16374	-3-159	SN54/74LVTH646	-4-113
SN74ALVCH162374	-3-167	SN54/74LVTH652	-4-123
SN74ALVCH16409	-3-175	SN54/74LVTH2952	-4-133
SN74ALVCHR162409	-3-183	LVT Widebus™	
SN74ALVCH16500	-3-191	SN54/74LVTH16240	-5-3
SN74ALVCH16501	-3-199	SN54/74LVTH162240	-5-11
SN74ALVCH16524	-3-205	SN54/74LVTH16241	-5-19
SN74ALVCH16525	-3-213	SN54/74LVTH162241	-5-27
SN74ALVCH162525	-3-221	SN54/74LVTH16244A	-5-35
SN74ALVCH16543	-3-229	SN54/74LVTH162244	-5-43
SN74ALVCH16600	-3-237	SN54/74LVTH16245A	-5-49
SN74ALVCH16601	-3-245	SN54/74LVTH162245	-5-55
SN74ALVCH162601	-3-253	SN54/74LVTH16373	-5-63
SN74ALVCH16646	-3-261	SN54/74LVTH162373	-5-71
SN74ALVCH16721	-3-271	SN54/74LVTH16374	-5-79
SN74ALVCH162721	-3-277	SN54/74LVTH162374	-5-87
SN74ALVCH16820	-3-283	SN54/74LVTH16500	-5-95
SN74ALVCH162820	-3-289	SN54/74LVTH16501	-5-103
SN74ALVCH16821	-3-297	SN54/74LVTH16541	-5-111
SN74ALVCH16823	-3-305	SN54/74LVTH162541	-5-117
SN74ALVCH16825	-3-313	SN54/74LVTH16543	-5-123
SN74ALVCH16827	-3-319	SN54/74LVTH16646	-5-131
SN74ALVCH162827	-3-325	SN54/74LVTH16652	-5-141
SN74ALVCH16830	-3-331	SN54/74LVTH16952	-5-151
SN74ALVCH162830	-3-337	LVT JTAG/IEEE 1149.1	
SN74ALVCH16831	-3-343	SN54/74LVTH18502A	
SN74ALVCH162831	-3-351	SN54/74LVTH182502A	-6-3
SN74ALVCH16832	-3-359	SN54/74LVTH18504A	
SN74ALVCH162832	-3-365	SN54/74LVTH182504A	-6-37
SN74ALVCH16835	-3-373	SN54/74LVTH18512	
SN74ALVCH162835	-3-381	SN54/74LVTH182512	-6-71
SN74ALVCH16836	-3-389		
SN74ALVCH162836	-3-397		

ALPHANUMERIC INDEX

DEVICE	PAGE	DEVICE	PAGE
LVT JTAG/IEEE 1149.1 (continued)		LVC Widebus™	
SN5474LVTH18514		SN74LVC16240A	8-3
SN5474LVTH182514	6-105	SN74LVC16244A	8-9
SN5474LVTH18646A		SN74LVCH16244A	8-15
SN5474LVTH182646A	6-139	SN74LVC162244A	8-21
SN5474LVTH18652A		SN74LVC16245A	8-27
SN5474LVTH182652A	6-175	SN74LVCH16245A	8-33
SN5474LVT8980	6-211	SN74LVCR162245A	8-39
LVC MSI and Octals		SN74LVCH16373A	8-45
SN5474LVC004	7-3	SN74LVCH16374A	8-51
SN5474LVC02A	7-7	SN74LVC16540A	8-57
SN5474LVC04A	7-11	SN74LVC16541A	8-63
SN74LVCU04A	7-15	SN74LVC16543A	8-69
SN5474LVC06A	7-19	SN74LVC16646A	8-77
SN5474LVC07A	7-25	SN74LVC16652A	8-87
SN5474LVC08A	7-31	SN74LVC16952A	8-95
SN74LVC10A	7-35	LV MSI and Octals	
SN5474LVC14A	7-39	SN5474LV00A	9-3
SN5474LVC32A	7-45	SN5474LV02	9-9
SN5474LVC74A	7-49	SN5474LV04A	9-15
SN5474LVC86A	7-55	SN5474LVU04	9-21
SN74LVC112A	7-61	SN5474LV08A	9-25
SN74LVC125A	7-67	SN5474LV14A	9-31
SN74LVC126A	7-71	SN5474LV32A	9-37
SN5474LVC138A	7-75	SN5474LV74A	9-43
SN74LVC139A	7-85	SN5474LV125	9-49
SN74LVC157A	7-91	SN5474LV138	9-55
SN74LVC240A	7-93	SN5474LV164	9-61
SN74LVC244A	7-97	SN5474LV165	9-67
SN5474LVCH244A	7-101	SN5474LV174	9-73
SN74LVC2244A	7-107	SN5474LV240A	9-79
SN74LVC245A	7-113	SN5474LV244A	9-85
SN74LVCR2245A	7-125	SN5474LV245A	9-91
SN74LVC4245	7-131	SN5474LV273	9-97
SN74LVC257A	7-137	SN5474LV373	9-103
SN5474LVC373A	7-143	SN5474LV374	9-109
SN5474LVC374A	7-149	SN5474LV573	9-115
SN5474LVC540A	7-155	SN5474LV574	9-121
SN5474LVC541A	7-161	Application Reports	
SN74LVC543A	7-167	Low-Voltage-Logic-Families	10-3
SN5474LVC573A	7-173	Mechanical Data	
SN5474LVC574A	7-179	Ordering Instructions	11-3
SN5474LVC646A	7-185	Mechanical Data	11-5
SN5474LVC652A	7-195	D (R-PDSO-G**)	11-5
SN74LVC821A	7-205	DB (R-PDSO-G**)	11-6
SN74LVC823A	7-211	DGG (R-PDSO-G**)	11-7
SN74LVC827A	7-219	DL (R-PDSO-G**)	11-8
SN74LVC828A	7-225	DW (R-PDSO-G**)	11-9
SN74LVC841A	7-231	FK (S-CQCC-N**)	11-10
SN74LVC861A	7-237	HV (S-GDFP-F68)	11-11
SN74LVC863A	7-243	J (R-GDIP-T**)	11-12
SN74LVC2952A	7-249	JT (R-GDIP-T**)	11-13
		PM (S-PQFP-G64)	11-14
		PW (R-PDSO-G**)	11-15
		WD (R-GDFP-F**)	11-16
		DGV (R-PDSO-G**)	11-17
		DBB (R-PDSO-G**)	11-18



INTRODUCTION

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

operating conditions and characteristics (in sequence by letter symbols)

C_i	Input capacitance The internal capacitance at an input of the device
C_{io}	Input/output capacitance Input-to-output internal capacitance; transcapacitance
C_o	Output capacitance The internal capacitance at an output of the device
C_{pd}	Power dissipation capacitance Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$
f_{max}	Maximum clock frequency The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification
I_{CC}	Supply current The current into* the V _{CC} supply terminal of an integrated circuit
ΔI_{CC}	Supply current change The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V _{CC}
I_{CEX}	Output high leakage current The maximum leakage current into the collector of the pulldown output transistor when the output is high and the output forcing condition V _O = 5.5 V
I_{i(hold)}	Input hold current Input current that holds the input at the previous state when the driving device goes to a high-impedance state
I_{IH}	High-level input current The current into* an input when a high-level voltage is applied to that input
I_{IL}	Low-level input current The current into* an input when a low-level voltage is applied to that input
I_{off}	Input/output power-off leakage current The current into a circuit mode when the device or a portion of the device affecting that circuit node is in the off state
I_{OH}	High-level output current The current into* an output with input conditions applied that, according to the product specification, will establish a high level at the output

*Current out of a terminal is given as a negative value.

GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

I_{OL}	Low-level output current The current into* an output with input conditions applied that, according to the product specification, will establish a low level at the output
$I_{OZPU/PD}$	Off-state (high-impedance-state) output current (of a 3-state output) The current flowing into* an output having 3-state capability with input conditions established that, according to the product specification, will establish the high-impedance state at the output
t_a	Access time The time interval between the application of a specified input pulse and the availability of valid signals at an output
t_c	Clock cycle time Clock cycle time is $1/f_{max}$
t_{dis}	Disable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to a high-impedance (off) state NOTE: For 3-state outputs, $t_{dis} = t_{PHZ}$ or t_{PLZ} . Open-collector outputs will change only if they are low at the time of disabling, so $t_{dis} = t_{PLH}$.
t_{en}	Enable time (of a 3-state or open-collector output) The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from a high-impedance (off) state to either of the defined active levels (high or low) NOTE: In the case of memories, this is the access time from an enable input (e.g., \overline{OE}). For 3-state outputs, $t_{en} = t_{PZH}$ or t_{PZL} . Open-collector outputs will change only if they are responding to data that would cause the output to go low, so $t_{en} = t_{PHL}$.
t_h	Hold time The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected. 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.
t_{pd}	Propagation delay time The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ($t_{pd} = t_{PHL}$ or t_{PLH})
t_{PHL}	Propagation delay time, high-to-low level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level
t_{PHZ}	Disable time (of a 3-state output) from high level The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state

*Current out of a terminal is given as a negative value.

t_{PLH}	Propagation delay time, low-to-high level output The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level
t_{PLZ}	Disable time (of a 3-state output) from low level The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state
t_{PZH}	Enable time (of a 3-state output) to high level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level
t_{PZL}	Enable time (of a 3-state output) to low level The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level
t_{sk(o)}	Output Skew The difference between any two propagation delay times when a single switching input or multiple inputs switching simultaneously cause multiple outputs to switch, as observed across all switching output. This parameter is used to describe the fanout capability of a clock driver and is of concern when making decisions on clock buffering and distribution networks.
t_{su}	Setup time The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is guaranteed. 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is guaranteed.
t_w	Pulse duration (width) The time interval between specified reference points on the leading and trailing edges of the pulse waveform
V_{IH}	High-level input voltage An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.
V_{IL}	Low-level input voltage An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
V_{OH}	High-level output voltage The voltage at an output terminal with input conditions applied that, according to product specification, will establish a high level at the output



GLOSSARY SYMBOLS, TERMS, AND DEFINITIONS

- V_{OL}** **Low-level output voltage**
The voltage at an output terminal with input conditions applied that, according to product specification, will establish a low level at the output
- V_{IT+}** **Positive-going input threshold level**
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, V_{IT-}
- V_{IT-}** **Negative-going input threshold level**
The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, V_{IT+}





EXPLANATION OF FUNCTION TABLES

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state output
a . . . h	=	the level of steady-state inputs A through H respectively
Q_0	=	level of Q before the indicated steady-state input conditions were established
\overline{Q}_0	=	complement of Q_0 or level of \overline{Q} before the indicated steady-state input conditions were established
Q_n	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
Toggle	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L, Q_0 , or \overline{Q}_0), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

EXPLANATION OF FUNCTION TABLES

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register, e.g., type SN74194.

FUNCTION TABLE

CLEAR	MODE		CLOCK	INPUTS				OUTPUTS					
	S1	S0		SERIAL		PARALLEL				Q _A	Q _B	Q _C	Q _D
				LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	H	H	H	H	H	Q _{An}	Q _{Bn}	Q _{Cn}
H	L	H	↑	X	L	L	L	L	L	L	Q _{An}	Q _{Bn}	Q _{Cn}
H	H	L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H
H	H	L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L
H	L	L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs will occur while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S1 and S0 are both high then, without regard to the serial input, the data entered at A will be at output Q_A, data entered at B will be at Q_B, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q_A is now at Q_B, the previous levels of Q_B and Q_C are now at Q_C and Q_D, respectively, and the data previously at Q_D is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is low and S0 is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q_B is now at Q_A, the previous levels of Q_C and Q_D are now at Q_B and Q_C, respectively, and the data previously at Q_A is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S1 is high and S0 is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.


The function table functional tests do not reflect all possible combinations or sequential modes.

D FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called \bar{Q} . An input that causes a Q output to go high or a \bar{Q} output to go low is called preset (PRE). An input that causes a \bar{Q} output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names (PRE and CLR) if they are active low.

The devices on several data sheets are second-source designs, and the pin name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits \bar{D} and Q.

In some applications, it may be advantageous to redesignate the data input from D to \bar{D} or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and \bar{Q} exchange names, the preset and clear pins also exchange names. The polarity indicators (\triangle) on \overline{PRE} and \overline{CLR} remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or \bar{D}), Q, and \bar{Q} . Pin 5 (Q or \bar{Q}) is still in phase with the data input (D or \bar{D}); their active levels change together.

THERMAL INFORMATION

In digital system design, consideration must be given to thermal management of components. The small size of the small-outline package makes this even more critical. Figure 1 shows the thermal resistance of these packages for various rates of air flow. Figures 2, 3, 4, and 5 are derating curves for the DB package.

The thermal resistances in Figure 1 can be used to approximate typical and maximum virtual junction temperatures for the LVL family. In general, the junction temperature for any device can be calculated using the following equation.

$$T_J = R_{\theta JA} \times P_T + T_A$$

Where:

- T_J = virtual junction temperature
- $R_{\theta JA}$ = thermal resistance, junction to free air
- P_T = total power dissipation of the device
- T_A = free-air temperature




Figure 1

DERATING CURVES FOR 210-MIL SHRINK SMALL-OUTLINE PACKAGE (DB)




Figure 2




Figure 3




Figure 4




Figure 5

Current Texas Instruments Advanced Logic Publications

Listed below is the current collection of Texas Instruments logic technical documentation. The alphanumeric code is the literature number for each item listed. These documents can be ordered through a TI representative or authorized distributor by referencing the literature number.

<i>Document</i>	<i>Literature Number</i>
Advanced BiCMOS Technology Data Book (1994)	SCBD002B
Advanced Bus-Interface SPICE I/O Models Data Book (1995)	SCBD004A
Advanced CMOS Logic Data Book (1993)	SCAD001C
Advanced Logic and Bus-Interface Logic Data Book (1991)	SCYD001
ALS/AS Logic Data Book (1995)	SDAD001C
BCT BiCMOS Bus-Interface Logic Data Book (1994)	SCBD001B
Boundary-Scan Logic, IEEE Std. 1149.1 (JTAG) 5-V and 3.3-V Bus-Interface and Scan-Support Products Data Book (1994)	SCTD002
CBT Bus Switches Crossbar Technology Data Book (1995)	SCDD001
CDC Clock-Distribution Circuits Data Book (1994)	SCAD004
F Logic Data Book (1994)	SDFD001B
High-Performance FIFO Memories Data Book (1996)	SCAD003C
High-Performance FIFO Memories Designer's Handbook (1996)	SCAA012A
High-Speed CMOS Logic Data Book (1989)	SCLD001C
Low-Voltage Logic Data Book (1996)	SCBD003B
TTL Logic Data Book (TTL, LS, S) (1988)	SDL001A
Semiconductor Group Package Outlines Reference Guide	SSYU001A

In addition to the books listed above, the following documents are available only in Europe.

<i>Document</i>	<i>Literature Number</i>
Advanced BiCMOS Technology Data Book (1994)	SCBDE08
CBT Crossbar Technology Data Book (1995)	SCDDE01
CDC Data and Applications Manual (1995)	SCBTE07B
Packaging Data Book (1995)	SCYDE04
ASL SCOPE™ Products Data and Applications Manual (1994)	SCBDE09



GATES

Positive-NAND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	HC	HCT	LV	LVC	
8 Input		'30	✓	✓	✓	✓	✓	✓									
13 Input		'133	✓														
Dual 4 Input		'20	✓	✓	✓	✓	✓	✓							✓		
Triple 3 Input		'10	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		'00	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		'37	✓														
Quad 2 Input	OC	'38	✓														
		'132															
		'1000													✓		
Hex 2 Input		'804	✓	✓													
		'1804		✓													
Quad 2 Input	OC	'03	✓				✓								✓		
Dual 2 Input		'8003	✓														

Positive-AND Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	HC	HCT	LV	LVC	
Quad 2 Input	OC	'09	✓			✓	✓										
		'7001															
Dual 4 Input		'21	✓	✓	✓	✓	✓	✓							✓		
Triple 3 Input		'11	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Quad 2 Input		'08	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		'1008															
Hex 2 Input		'808	✓	✓													
		'1808		✓													

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11900 series) + New product planned in technology indicated



GATES

Positive-OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	HC	HCT	LV	LVC
Quad 2 Input		'32	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		'1032	✓	✓												
		'832	✓	✓												
Hex 2 Input		'1832	✓	✓												
		'260			✓											
Dual 5 Input		'27	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		'02	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Quad 2 Input	OC	'33														
		'7002														
Hex 2 Input		'805	✓	✓												
		'1805	✓	✓												

OR/NOR Gates

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	HC	HCT	LV	LVC
Quad 2-Input Exclusive-OR Gates With Totem-Pole Outputs		'86	✓		✓	✓					✓	✓	✓			✓
Quad 2-Input Exclusive-NOR Gates	OD	'266			✓	✓										✓

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



INVERTING/NONINVERTING BUFFERS

Hex Inverters/Noninverters

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY														
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	HC	HCT	LV	LVC	
Hex Inverters		'04	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		'004															
		'05	✓														
		'06															
		'14															
		'1004															
Hex Noninverters		'1005	✓														
		'35	✓														
		'1034	✓														
		'1035	✓														
		OC															

BUFFERS/DRIVERS AND BUS TRANSCIEVERS

Buffers/Drivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																			
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER	
2-Bit Buffers	3S	'306	✓																			
Quad Buffers/Drivers		'125	✓						✓													
		'126	✓						✓													
Hex Buffers	OC	'07																				
Noninverting Hex Buffers/Drivers		'385							✓													
		'387							✓													
Inverting Hex Buffers/Drivers	3S	'388							✓													

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated

BUFFERS/DRIVERS AND BUS TRANSCIEVERS

Buffers/Drivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																					
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER			
Noninverting Octal Buffers/Drivers	3S	241	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	+LVCH		
		244	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
		*1240																						
		*1244																						
		25244	✓																					
Inverting Octal Buffers/Drivers	3S	541	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓		
		757																						
Inverting and Noninverting Octal Buffers/Drivers	3S	760	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		240	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		540	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Noninverting 10-Bit Buffers/Drivers	3S	756	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		230																						
		827	✓																					
Inverting 10-Bit Buffers/Drivers	3S	29827	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		828																						
		29828	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Noninverting 16-Bit Buffers/Drivers	3S	*16241	✓																					
		*16244	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
		*16541	✓																					
Inverting 16-Bit Buffers/Drivers	3S	*16240	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	
		*16540	✓																					
		*16825	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓	✓
Noninverting 20-Bit Buffers/Drivers	3S	*16835																						
		*16827	✓																					

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



FUNCTIONAL INDEX

Universal Bus Transceivers (UBT™)/Universal Bus Exchangers (UBE™)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY						
			ABT	BCT	LVT	LV	LVC	ALVC	OTHER
Noninverting 9-Bit 4-Port UBE™	3S	'16409						✓	
Noninverting 17-Bit UBT™ With Buffered Clock Outputs and Output Edge Control (OEC™)	OD	'16616							✓GTL
Noninverting 18-Bit UBT™	3S	'16500	✓		✓			✓	
		'16501	✓		✓		✓		
		'16600	✓				✓		
		'16601	✓				✓		
Noninverting 18-Bit UBT™ With Output Edge Control (OEC™)	OD	'16612						✓GTL	
Noninverting 18-Bit UBT™	OD	'16622						✓GTL	
Noninverting 36-Bit UBT™	3S	'32501	✓						
Noninverting 16-Bit Tri-Port UBE™	3S	'32316	✓						
Noninverting 18-Bit Tri-Port UBE™	3S	'32318	✓						
18-Bit UBT™ With Series Resistors on B Port	3S	'162500	✓						
		'162501	✓						
		'162601	✓						
Noninverting 18-Bit UBT™ With Parity Generators (Checkers)	3S	'16901	✓					✓	
SCOPE™ 18-Bit UBT™	3S	'18502	✓		✓			✓	
SCOPE™ 20-Bit UBT™	3S	'18504	✓		✓				

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Bus Transceivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																						
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER				
Inverting Quad Transceivers	OC	'758				✓																			
Noninverting Quad Transceivers	3S	'243				✓																			
Noninverting Octal Transceivers	3S	'245	✓			✓						✓										✓	+LVCH		
		'1245																							
		'25245																							
		'645																							
		'1645																							
Noninverting Octal Transceivers	OC	'621																							
		'641																							
		'639																							
		'620	✓																						
		'623	✓																						
Inverting Octal Transceivers	3S	'640	✓																						
		'1640	✓																						
		'642																							
		'638																							
		'635																							
Noninverting 9-Bit Transceivers	3S	'863	✓																						
		'29863	✓																						
Noninverting 10-Bit Transceivers	3S	'861	✓																						
		'16245	✓																						
Noninverting 16-Bit Transceivers	3S	'16623	✓																						
		'164245																							
Inverting 16-Bit Transceivers, 3.3-V-to-5-V Level Shifter	3S	'16640	✓																						
		'16620	✓																						
Noninverting 18-Bit Transceivers	3S	'16863	✓																						

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (1000 series) + New product planned in technology indicated



FUNCTIONAL INDEX

Bus Transceivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																			
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER	
Inverting 18-Bit Transceivers	3S	'16864																				
	3S	'16861										✓										
Noninverting 20-Bit Transceivers		543	✓																			
	3S	'846	✓	✓	✓												✓	✓			✓	
Noninverting Octal Registered Transceivers		'852	✓	✓	✓																	
		'2952	✓										•									✓
OC/3S		'853		✓																		
		'854		✓																		
Inverting Octal Registered Transceivers		'848																				
	3S	'851	✓	✓	✓				✓													
		'2953		✓																		
		'16470	✓											✓								
Noninverting 16-Bit Registered Transceivers		'16543	✓																			
	3S	'16546	✓	✓	✓							✓					✓				✓	
		'16652	✓	✓	✓																	
		'16652	✓																			+
Inverting 16-Bit Registered Transceivers		'16544																				
	3S	'16548																				
		'16651																				
		'16474																				
Noninverting 18-Bit Registered Transceivers		'16500	✓																			
	3S	'16501	✓	✓	✓																	✓
		'16600	✓	✓	✓																	✓
		'16601	✓																			✓
Noninverting 36-Bit Transceivers	3S	'32245	✓																			
Noninverting 36-Bit Registered Transceivers	3S	'32501	✓																			
		'32543	✓																			

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

BUFFERS/DRIVERS AND BUS TRANSCEIVERS

Bus Transceivers (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																			
			ABT	BCI	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER	
8-9-Bit Bus Transceivers With Parity Checkers/Generators	3S	'657																				
		'633																				
		'653																				
		'9863				✓																
Dual 8-9-Bit Bus Transceivers With Parity Checkers/Generators	3S/OC	'29634	✓																			
		'29654	✓																			
Noninverting 16-Bit Tri-Port Registered Bus Exchangers	3S	'16833	✓									✓										
		'16657	✓									✓										
		'16853	✓																			
Noninverting 18-Bit Tri-Port Registered Bus Exchangers	3S	'2316	✓																			
		'2318	✓																			
7-Bit TTL/RTL Transceivers	OC	'2041																				✓FB
8-Bit TTL/RTL Transceivers	OC	'2040																				✓FB
8-Bit TTL/RTL Registered Transceivers	OC	'2033																				✓FB
9-Bit TTL/RTL Competition Transceivers	OC	'2032																				+FB
9-Bit TTL/RTL Address/Data Transceivers	OC	'2031																				✓FB
17-Bit TTL/RTL Universal Storage Transceivers	OC	'1651																				✓FB
18-Bit TTL/RTL Universal Storage Transceivers	OC	'1650																				✓FB

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



FUNCTIONAL INDEX

MOS Memory Drivers/Transceivers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY															
			ABT	BCT	LVT	ALS	AS	F	AC	ACT	ALVC	LV	LVC	OTHER				
Octal Buffers/Drivers With Series Resistors on Output	3S	'2240	✓			✓												
		'2241	✓															
		'2244	✓					✓										
		'2541	✓															
Octal Transceivers With Series Resistors on B Port	3S	'2245	✓															
		'2827	✓															
10-Bit Buffers/Drivers With Series Resistors	3S	'2828	✓															
10-Bit Flip-Flops With Dual Outputs and Series Resistors	3S	'162820											✓					
11-Bit Buffers/Drivers With Series Resistors	3S	'5400	✓															
		'5401	✓															
12-Bit Buffers/Drivers With Series Resistors	3S	'5403	✓															
16-Bit Buffers/Drivers With Series Resistors	3S	'162244	✓														✓	
16-Bit Transceivers With Series Resistors	3S	'162245	✓														✓	
16-Bit D-Type Latches With Series Resistors	3S	'162373	✓														✓	
16-Bit D-Type Flip-Flops With Series Resistors	3S	'162374	✓														✓	
4-to-1 Multiplexed/Demultiplexed Registered Transceivers With Series Resistors	3S	'162260	✓															
18-Bit LUBT™ With Series Resistors on B Port	3S	'162500	✓															
		'162501	✓															
		'162601	✓															
18-Bit Bus-Interface Flip-Flops With Series Resistors	3S	'162623	✓															
18-Bit Buffers/Drivers With Series Resistors	3S	'162625	✓															
20-Bit Buffers/Drivers With Series Resistors	3S	'162827	✓															
12-to-24 Multiplexed D-Type Latches With Series Resistors on B Port	3S	'162260	✓															

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) † New product planned in technology indicated



TESTABILITY BUS-INTERFACE CIRCUITS

IEEE 1149.1 (JTAG) Boundary-Scan Logic

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY													
				ABT	BCT	LVT	F	LS	S	TTL	AC	ACT	OTHER				
Buffers/Drivers	8	3S	'8240	+	✓												
			'8244	+	✓												
			'8245	✓	✓												
Transceivers	8	3S	'18245	✓													
	18	3S	'18245	✓		✓											
Transparent Latches	8	3S	'8373	+	✓												
	8	3S	'8374	+	✓												
Flip-Flops			'8543	✓													
			'8646	✓													
	8	3S	'8652	✓													
			'8952	✓													
			'18502	✓		✓											
Registered Transceivers	18	3S	'18646	✓		✓											
			'18652	✓		✓											
			'18504	✓		✓											
Test Bus Controllers	20	3S	'18504	✓		✓											
			'8990	✓													✓

FLIP-FLOPS AND LATCHES

Flip-Flops

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																	
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HCT	LV	LVC	OTHER
Dual J-K Edge Triggered		'109				✓											✓			
		'112				✓											✓			+
		'113				✓											✓			+CDC
Dual D-Type		'74				✓											✓			
		'874				✓											✓			
Dual 4 Bit D-Type Edge Triggered	3S	'876				✓											✓			
		'175				✓											✓			
Quad D-Type		'174				✓											✓			
		'378				✓											✓			

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



FUNCTIONAL INDEX

Flip-Flops (Continued)

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																		
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER
Octal D-Type True Data	3S		✓	✓		✓	✓	✓		✓		✓	✓	+			✓	✓	✓	✓	
			✓	✓		✓	✓		✓		✓		✓	✓	✓	✓			✓	✓	✓
Octal D-Type True Data With Clear	3S					✓	✓														
						✓	✓														
Octal D-Type True Data With Clock Enable			✓							✓							✓				
			✓			✓	✓					✓	✓					✓			
Octal D-Type Inverting	3S					✓	✓					✓	✓				✓				
						✓	✓					✓	✓					✓			
Octal Dual Ranked True Data	3S																				
Octal Inverting With Clear	3S					✓															
						✓															
Octal Inverting With Preset	3S					✓															
						✓															
Octal True Data	3S																				
9 Bit True Data	3S		✓																		
10 Bit Noninverting	3S																				
10 Bit True Data	3S		✓																		
16 Bit Noninverting	3S		✓																		
18 Bit Noninverting	3S		✓																		
20 Bit Noninverting	3S		✓																		
20 Bit Noninverting With GTL IO Levels	OD																				

✓ Product available in technology indicated

• Product available in reduced-noise advanced CMOS (11000 series)

+ New product planned in technology indicated



FLIP-FLOPS AND LATCHES

Latches

DESCRIPTION	NO. OF BITS	OUTPUT TYPE	TECHNOLOGY																				
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER		
D-Type Edge Triggered Inverting and Noninverting	8	3S				✓																	
D-Type Transparent Readback Latch, True	8	3S				✓																	
D-Type Transparent With Clear, True	8	3S				✓																	
D-Type Transparent With Clear, Inverting Outputs	8	3S				✓																	
D-Type Transparent True	8	3S	✓			✓						✓*	+	✓						✓			✓
D-Type Dual 4 Bit Transparent True	16	3S	✓			✓						✓	✓										✓
D-Type Transparent True	8	3S				✓																	
D-Type Transparent Inverting	8	3S				✓						✓	✓										
Addressable	8	2S				✓																	
	8	3S				✓																	
D-Type True Inputs	9	3S				✓																	+
	10	3S				✓																	✓
	18	3S				✓																	✓
	20	3S	+																				✓
D-Type Inverting Inputs	10	3S				✓																	

✓ Product available in technology indicated * Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



REGISTERS

Shift Registers

DESCRIPTION	NO. OF BITS	OUTPUT	TYPE	TECHNOLOGY															
				ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AHC	AHCT	HC	HCT	LV		
Parallel In, Parallel Out, Bidirectional	4		'194					✓			✓	✓							
	8		'289			✓		✓		✓	✓								
			'323			✓		✓		✓	✓								
Parallel In, Parallel Out	4		'195								✓								
	8		'164			✓		✓		✓	✓					✓			✓
Parallel In, Serial Out	8		'165			✓		✓		✓	✓					✓			✓
			'166			✓		✓		✓	✓					✓			✓
Serial In, Parallel Out With Output Latches	8	3S	'584								✓								
	8	3S	'585								✓								
	9	3S	'29823								✓								

Register Files

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																	
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT							
Dual 16 Word x 4 Bits	3S	'870				✓														

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) † New product planned in technology indicated



COUNTERS

Synchronous Counters – Positive Edge Triggered

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY															
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AHC	AHCT	HC	HCT			
4 Bit Decade Up/Down	Sync	'568				✓												
		'161				✓			✓								✓	
		'163				✓			✓									✓
4 Bit Binary	Sync	'561				✓												
		'169				✓			✓									
		'569				✓												
4 Bit Binary Up/Down	Sync	'191				✓												✓
		'193				✓								✓				✓
		'669				✓												
8 Bit Up/Down	Sync Clear					✓												
	Async Clear					✓												

Asynchronous Counters (Ripple Clock) – Negative Edge Triggered

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY															
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AHC	AHCT	HC	HCT			
Dual 4 Bit Binary	None	'393																
12 Bit Binary	Async	'4040									✓							✓
14 Bit Binary	Async	'4020																✓
		'4060																✓

8-Bit Binary Counters With Registers

DESCRIPTION	PARALLEL LOAD	TYPE	TECHNOLOGY															
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AHC	AHCT	HC	HCT			
Parallel Register Outputs	3S	'590																
Parallel Register Inputs	3S	'593																✓

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DECODERS, ENCODERS, DATA SELECTORS/MULTIPLXERS

Encoders/Data Selectors/Multiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																				
			ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC			
Quad 2-to-1		'157				✓																	
		'158				✓																	
		298				✓																	
		3S	257			✓							*										
Hex 2-to-1 Universal Multiplexers		3S	258			✓																	
		3S	857			✓																	
Dual 4-to-1		'153				✓																	
		3S	253			✓																	
4-to-1 Registered Transceivers		3S	353			✓																	
		3S	'16460		✓																		
Cascadable Octals		148											✓										
		'151				✓																	
8-to-1		3S	251			✓																	
16-to-1		3S	250			✓																	
12-to-24 Multiplexed D-Type Latches		3S	'16260		✓																		
12-to-24 Registered Bus Exchangers		'16269																					
		3S	'16270																				

Decoders/Demultiplexers

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY																					
			ALS	AS	F	LS	S	TTL	AC	ACT	AHC	AHCT	ALVC	HC	HCT	LV	LVC	OTHER						
Dual 2-to-4		'131		✓																				
		'139		✓																				
		OC	'156																					
Dual 2-to-4 for Battery Backed-Up Memories		2414																						
3-to-8		'138																						
3-to-8 With Address Registers		'137		✓																				
4-to-10 BCD-to-Decimal		'42																						

✓ Product available in technology indicated * Product available in reduced-noise advanced CMOS (11000 series) † New product planned in technology indicated



COMPARATORS AND PARITY GENERATORS/CHECKERS

Comparators

DESCRIPTION										TECHNOLOGY						
INPUT	P=Q	P=Q	P-Q	P-Q	P-Q	OUTPUT	ENABLE	TYPE	ALS	AS	F	LS	AC	ACT	HC	HCT
8 Bit With 20-kC1 Pullup	No	Yes	No	No	No	2S	Yes	'520	✓				•			
	No	Yes	No	Yes	No	2S	No	'682			✓				✓	
8 Bit Standard	No	Yes	No	No	No	2S	Yes	'521	✓		✓					
	No	Yes	No	Yes	No	2S	No	'684				✓			✓	
	No	Yes	No	No	No	2S	Yes	'688	✓			✓			✓	
8 Bit Latched P	No	No	Yes	No	Yes	2S	Yes	'885		✓						

Parity Generators/Checkers

DESCRIPTION	NO. OF BITS	TYPE	TECHNOLOGY													
			ALS	AS	F	LS	S	TTL	AC	ACT	HC	HCT				
Odd/Even	9	'280	✓	✓	✓	✓	✓									
	'286			✓										•		

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



BUS SWITCHES AND 5-V/3-V VOLTAGE TRANSLATORS

Bus Switches

DESCRIPTION	TYPE	TECHNOLOGY					
		CBT	CBTS	CBTD	OTHER		
Quad Bus Switches	'3125	✓					
Dual 4-Bit Bus Switches With '244 Pinout	'2444	✓					
8-Bit Bus Switches With '245 Pinout	'245	✓					
Quad 2-to-1-Bit FET Multiplexers/Demultiplexers	'257	✓					
Dual Bus Switches	'3306	✓	✓				
8-Bit Bus Switches	'3345	✓					
10-Bit Bus-Exchange Switches	'3383	✓					
Dual 5-Bit Bus Switches	'3384	✓	✓				
10-Bit With Precharged Outputs for Live Insertion	'6800	✓					
18-Bit Bus-Exchange Switches	'16209	✓					
	'16211	✓					
24-Bit Bus-Exchange Switches	'16212	✓					
	'16213	✓					
12-Bit 3-to-1 Bus Select	'16214	✓					
Synchronous 16-Bit-to-32-Bit FET Multiplexers	'16232	✓					
16-Bit-to-32-Bit FET Multiplexers/Demultiplexers	'16233	✓					

ARITHMETIC CIRCUITS

Parallel Binary Adders

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	LS	S	TTL	HC	HCT	AC	ACT	LV	LVC		
4-Bit		'283			✓	✓	✓									

Arithmetic Logic Units

DESCRIPTION	OUTPUT	TYPE	TECHNOLOGY													
			ALS	AS	F	LS	S	TTL	HC	HCT	AC	ACT	LV	LVC		
4-Bit Arithmetic Logic Units: Function Generator		'181	✓													

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



FIFO MEMORIES

First-In, First-Out (FIFO) Memories

DESCRIPTION		OUTPUT	TECHNOLOGY											
SIZE	TYPE†	TYPE	ABT	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	ALVC
16 Words x 4 Bits	U	3S				✓				✓				
16 Words x 5 Bits	U	3S				✓								
32 Words x 9 Bits	B	3S				✓								
64 Words x 4 Bits	U	3S				✓								
64 Words x 5 Bits	U	3S				✓								
64 Words x 8 Bits	U	3S				✓								
64 Words x 9 Bits	U	3S				✓								
64 Words x 18 Bits	U, C	3S				✓							✓	✓
	U	3S											✓	✓
64 Words x 36 Bits	B, C	3S	✓											
	U, C	3S	✓											
	U, C	3S	✓											
Dual 64 x 1	C	3S												
Dual 256 x 1	C	3S												
256 Words x 9 Bits	U	3S												
256 Words x 18 Bits	U, C	3S												
	U	3S												
256 x 36 x 2 Bits	B, C	3S												✓
512 Words x 9 Bits	U	3S												✓
														✓

✓ Product available in technology indicated * Product available in reduced-noise advanced CMOS (11000 series) † New product planned in technology indicated

† U = Unidirectional
 B = Bifirectional
 C = Clocked
 S = Synchronized



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FUNCTIONAL INDEX

First-In, First-Out (FIFO) Memories (Continued)

DESCRIPTION		OUTPUT		TECHNOLOGY											
SIZE	TYPE†	TYPE	TYPE	ART	BCT	LVT	ALS	AS	F	LS	S	TTL	AC	ACT	ALVC
512 Words × 18 Bits	U,C	3S	'7803											✓	✓
	U	3S	'7804											✓	✓
	B,C	3S	'7819	✓											
512 Words × 32 Bits	B	3S	'7820	✓											
	B,C	3S	'3638											✓	
512 Words × 36 Bits	U,C	3S	'3631											✓	✓
	B,C	3S	'3632											✓	✓
1K Words × 9 Bits	B	3S	'2235											✓	✓
	U	3S	'2236											✓	✓
1K Words × 18 Bits	U	3S	'7202LA											✓	✓
	U,C	3S	'7811											✓	✓
1K Words × 36 Bits	U,C	3S	'7881											✓	✓
	U	3S	'7802											✓	✓
1K × 36 × 2 Bits	U,C	3S	'3641											✓	✓
	B,C	3S	'3642											+	+
2K Words × 9 Bits	U,C	3S	'7807											✓	✓
	U	3S	'7203L											✓	✓
2K Words × 18 Bits	U,C	3S	'7808											✓	✓
	U	3S	'7882											✓	✓
2K Words × 36 Bits	U,C	3S	'3651											+	+
	U	3S	'7204L											✓	✓
4K Words × 18 Bits	U,C	3S	'7884											✓	✓

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated

† U = Unidirectional
 B = Bidirectional
 C = Clocked
 S = Synchronized



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

CLOCK-DISTRIBUTION CIRCUITS

3.3-V Clock-Distribution Circuits (CDC)

DESCRIPTION	I/O LEVELS	TYPE	TECHNOLOGY		
			AS	AC	ACT
3.3-V Hex Inverting Clock Drivers/Buffers	CMOS/CMOS	203		✓	
1-to-8 Differential LVPECL Buffers	LVPECL/LVPECL	111			+
1-to-9 Differential LVPECL Buffers With Output Enable	LVPECL/LVPECL	112			+
1-to-10 Buffers With Output Enable	TTL/TTL	351			✓
		2351			✓
		536			+
1-to-6 PLL Clock Drivers	TTL/TTL	2536			+
		586			✓
		2586			✓
1-to-12 PLL Clock Drivers		582			+
	LVPECL/TTL	2582			+
Phase-Locked-Loop 1-to-16 Clock Drivers		587			+
	SSTL/TTL	2587			+
		9841			✓
P5 Motherboard Clock Synthesizers/Drivers		9842			✓
	TTL/TTL	9843			✓
P6 Motherboard Clock Synthesizers/Drivers		916			+
PC Motherboard Clock Generators With Dual 1-to-4 Buffers	TTL/TTL	913			+

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



FUNCTIONAL INDEX

5-V Clock-Distribution Circuits (CDC)

DESCRIPTION	IO LEVELS	TYPE	TECHNOLOGY			
			AS	AC	ACT	ABT
Hex Inverters	CMOS/CMOS	'204		✓		
	TTL/TTL	'204-7		✓		
1-to-6 Exclusive ORs	TTL/TTL	'328				✓
	TTL/CMOS	'329				✓
1-to-6 Exclusive ORs With Output Enable	TTL/TTL	'391				✓
	TTL/CMOS	'392				✓
Dual 1-to-4 Buffers (2 inputs, 8 outputs)	TTL/CMOS	'208			✓	
		'208-7			✓	
		'209		✓		
	CMOS/CMOS	'209-7		✓		
1-to-8 Divide-by-2 Flip-Flops (6 inverting, 2 noninverting)	TTL/TTL	'303	✓			
1-to-8 Divide-by-2 Flip-Flops (8 noninverting)	TTL/TTL	'304	✓			
1-to-8 Divide-by-2 Flip-Flops (4 inverting, 4 noninverting)	TTL/TTL	'305	✓			
1-to-8 Fanouts (4 noninverting buffers, 4 divide-by-2 flip-flops)	TTL/CMOS	'337				✓
	TTL/TTL	'339				✓
1-to-8 NANDs	TTL/TTL	'340				✓
1-to-8 ANDs	TTL/TTL	'341				✓
3-Way Fanout Buffers (dual 1-to-3 noninverting buffers, 1-to-4 divide-by-2 flip-flops)	TTL/TTL	'330				✓

✓ Product available in technology indicated • Product available in reduced-noise advanced CMOS (11000 series) + New product planned in technology indicated



General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN74 ALB16244 16-Bit Buffer/Driver With 3-State Outputs	2-3
SN74 ALB16245 3,3-V ALB 16-Bit Transceiver With 3-State Outputs	2-9


SN74ALB16244

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCBS647C – AUGUST 1995 – REVISED JULY 1997

- Member of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for 3.3-V Operation
- Schottky Diodes on All Inputs to Eliminate Overshoot and Undershoot
- Industry Standard 16244 Pinout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

The SN74ALB16244 16-bit buffer and line driver is designed for high-speed, low-voltage (3.3-V) V_{CC} operation. This device is intended to replace the conventional driver in any speed-critical path. The small propagation delay is achieved using a unity gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The SN74ALB16244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALB16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS647C – AUGUST 1995 – REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALB16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS647C – AUGUST 1995 – REVISED JULY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALB16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS647C – AUGUST 1995 – REVISED JULY 1997

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
I_{OH}^{\dagger}	High-level output current		-25	mA
I_{OL}^{\dagger}	Low-level output current		25	mA
$\Delta V/\Delta v$	Input transition rise or fall rate		5	ns/V
T_A	Operating free-air temperature	-40	85	°C

\dagger Refer to Figures 1 and 2 for typical I/O ranges.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP \ddagger	MAX	UNIT
V_{IK}	Data inputs	$V_{CC} = 3\text{ V}$	$I_I = 18\text{ mA}$		3.6	$V_{CC}-1.2$	V
			$I_I = -18\text{ mA}$		-0.9	-1.2	
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND			± 10	μA
	Data inputs	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$	$\overline{\text{OE}}$ low	0.4	0.6	mA
				$\overline{\text{OE}}$ high			25
			$V_I = 0$	$\overline{\text{OE}}$ low	-0.8	-1	mA
				$\overline{\text{OE}}$ high			-60
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		0.6	20	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-0.1	-50	μA	
I_{CC}/buffer	$V_{CC} = 3.6\text{ V}$,	$I_O = 0$,	$V_I = V_{CC}$ or GND		3.7	5.6	mA
I_{CCZ}	$V_{CC} = 3.6\text{ V}$,	Control inputs = V_{CC} or GND			0.8	mA	
$\Delta I_{CC}\S$		$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			600	μA	
C_i		$V_I = 3\text{ V}$ or 0			4.5	pF	
C_o		$V_O = 3\text{ V}$ or 0			5.5	pF	

\ddagger All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

\S This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			UNIT
			MIN	TYP \ddagger	MAX	
t_{pd}	A	Y	0.6	1.3	2	ns
t_{en}	$\overline{\text{OE}}$	Y	1.3	2.5	4.7	ns
t_{dis}	$\overline{\text{OE}}$	Y	1.8	2.8	4.2	ns

\ddagger All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.






Figure 1. V_{OH} Over Recommended Free-Air Temperature Range





Figure 2. V_{OL} Over Recommended Free-Air Temperature Range

SN74ALB16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCBS647C – AUGUST 1995 – REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms

SN74ALB16245

3.3-V ALB 16-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

SCBS678B – SEPTEMBER 1996 – REVISED JULY 1997

- Member of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced Low-Voltage BiCMOS (ALB) Technology Design for 3.3-V Operation
- Schottky Diodes on All Inputs to Eliminate Overshoot and Undershoot
- Industry Standard 16245 Pinout
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


description

The SN74ALB16245 is a 16-bit transceiver designed for high-speed, low-voltage (3.3-V) V_{CC} operation. This device is intended to replace the conventional transceiver in any speed-critical path. The small propagation delay is achieved using a unity gain amplifier on the input and feedback resistors from input to output, which allows the output to track the input with a small offset voltage.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The SN74ALB16245 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALB16245
3.3-V ALB 16-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS


SCBS678B - SEPTEMBER 1996 - REVISED JULY 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
I_{OH}^\ddagger	High-level output current		-25	mA
I_{OL}^\ddagger	Low-level output current		25	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		5	ns/V
T_A	Operating free-air temperature	-40	85	°C

† Refer to Figures 1 and 2 for typical I/O ranges.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		MIN	TYP [§]	MAX	UNIT	
V_{IK}	A or B ports	$V_{CC} = 3$ V	$I_I = 18$ mA		3.7	$V_{CC} + 1.2$	
			$I_I = -18$ mA		-0.9	-1.2	
I_I	Control inputs	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND		±10	µA	
	A or B ports	$V_{CC} = 3.6$ V	$V_I = V_{CC}$	\overline{OE} low	0.4	0.6	mA
				\overline{OE} high		25	µA
			$V_I = 0$	\overline{OE} low	-0.7	-1	mA
\overline{OE} high					-60	µA	
I_{OZH}	$V_{CC} = 3.6$ V,	$V_O = 3$ V	0.7	20	µA		
I_{OZL}	$V_{CC} = 3.6$ V,	$V_O = 0.5$ V	-0.2	-50	µA		
$I_{CC}/buffer$	$V_{CC} = 3.6$ V,	$I_O = 0$,	$V_I = V_{CC}$ or GND		3.7	5.6	
I_{CCZ}	$V_{CC} = 3.6$ V,	Control inputs = V_{CC} or GND		0.8	mA		
$\Delta I_{CC}^{\parallel}$	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND			600	µA		
C_i	$V_I = 3$ V or 0		3.5		pF		
C_{io}	$V_O = 3$ V or 0		7.5		pF		

§ All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN74ALB16245
3.3-V ALB 16-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS

SCBS678B – SEPTEMBER 1996 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			UNIT
			MIN	TYP†	MAX	
t_{pd}	A or B	B or A	0.6	1.3	2	ns
t_{en}	\overline{OE}	A or B	1.5	3.2	6	ns
t_{dis}	\overline{OE}	A or B	1.8	2.8	4.2	ns

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




Figure 1. V_{OH} Over Recommended Free-Air Temperature Range





Figure 2. V_{OL} Over Recommended Free-Air Temperature Range

SN74ALB16245
3.3-V ALB 16-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS


SCBS678B – SEPTEMBER 1996 – REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	6 V
t_{PHZ}/t_{PHZ}	GND




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN74ALVCH16240	3-3
SN74ALVC16244A	3-11
SN74ALVCH16244	3-19
SN74ALVCH162244	3-27
SN74ALVCH16245	3-35
SN74ALVCHR162245	3-41
SN74ALVC164245	3-47
SN74ALVCH16260	3-55
SN74ALVCH162260	3-63
SN74ALVCH162268	3-71
SN74ALVCH16269	3-79
SN74ALVCHR162269A	3-87
SN74ALVCH16270	3-95
SN74ALVCH16271	3-103
SN74ALVCH16282	3-111
SN74ALVCH16334	3-119
SN74ALVCH162334	3-127
SN74ALVCH16344	3-135
SN74ALVCH162344	3-143
SN74ALVCH16373	3-151
SN74ALVCH16374	3-159
SN74ALVCH162374	3-167
SN74ALVCH16409	3-175
SN74ALVCHR162409	3-183
SN74ALVCH16500	3-191
SN74ALVCH16501	3-199
SN74ALVCH16524	3-205
SN74ALVCH16525	3-213
SN74ALVCH162525	3-221
SN74ALVCH16543	3-229
SN74ALVCH16600	3-237
SN74ALVCH16601	3-245
SN74ALVCH162601	3-253
SN74ALVCH16646	3-261
SN74ALVCH16721	3-271
SN74ALVCH162721	3-277
SN74ALVCH16820	3-283
SN74ALVCH162820	3-289
SN74ALVCH16821	3-297
SN74ALVCH16823	3-305
SN74ALVCH16825	3-313
SN74ALVCH16827	3-319
SN74ALVCH162827	3-325
SN74ALVCH16830	3-331
SN74ALVCH162830	3-337
SN74ALVCH16831	3-343
SN74ALVCH162831	3-351
SN74ALVCH16832	3-359
SN74ALVCH162832	3-365
SN74ALVCH16835	3-373
SN74ALVCH162835	3-381
SN74ALVCH16836	3-389
SN74ALVCH162836	3-397
SN74ALVCH16841	3-405
SN74ALVCH16863	3-413
SN74ALVCH16901	3-419
SN74ALVCH16952	3-429
16-Bit Buffer/Driver With 3-State Outputs	3-3
16-Bit Buffer/Driver With 3-State Outputs	3-11
16-Bit Buffer/Driver With 3-State Outputs	3-19
16-Bit Buffer/Driver With 3-State Outputs	3-27
16-Bit Bus Transceiver With 3-State Outputs	3-35
16-Bit Bus Transceiver With 3-State Outputs	3-41
16-Bit 3.3-V to 5-V Level Shifting Transceiver With 3-State Outputs	3-47
12-Bit to 24-Bit Multiplexed D-Type Latch With 3-State Outputs	3-55
12-Bit to 24-Bit Multiplexed D-Type Latch With 3-State Outputs	3-63
12-Bit to 24-Bit Registered Bus Exchanger With 3-State Outputs	3-71
12-Bit to 24-Bit Registered Bus Transceiver With 3-State Outputs	3-79
12-Bit to 24-Bit Registered Bus Exchanger With 3-State Outputs	3-87
12-Bit to 24-Bit Registered Bus Exchanger With 3-State Outputs	3-95
12-Bit to 24-Bit Multiplexed Bus Exchanger With 3-State Outputs	3-103
18-Bit to 36-Bit Registered Bus Exchanger With 3-State Outputs	3-111
16-Bit Universal Bus Driver With 3-State Outputs	3-119
16-Bit Universal Bus Driver With 3-State Outputs	3-127
1-Bit to 4-Bit Address Driver With 3-State Outputs	3-135
1-Bit to 4-Bit Address Driver With 3-State Outputs	3-143
16-Bit Transparent D-Type Latch With 3-State Outputs	3-151
16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs	3-159
16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs	3-167
9-Bit, 4-Port Universal Bus Exchanger With 3-State Outputs	3-175
9-Bit, 4-Port Universal Bus Exchanger With 3-State Outputs	3-183
18-Bit Universal Bus Transceiver With 3-State Outputs	3-191
18-Bit Universal Bus Transceiver With 3-State Outputs	3-199
18-Bit Registered Bus Transceiver With 3-State Outputs	3-205
18-Bit Registered Bus Transceiver With 3-State Outputs	3-213
18-Bit Registered Bus Transceiver With 3-State Outputs	3-221
18-Bit Registered Bus Transceiver With 3-State Outputs	3-229
18-Bit Universal Bus Transceiver With 3-State Outputs	3-237
18-Bit Universal Bus Transceiver With 3-State Outputs	3-245
18-Bit Universal Bus Transceiver With 3-State Outputs	3-253
16-Bit Bus Transceiver and Register With 3-State Outputs	3-261
3.3-V 20-Bit Flip-Flop With 3-State Outputs	3-271
3.3-V 20-Bit Flip-Flop With 3-State Outputs	3-277
3.3-V 10-Bit Flip-Flop With Dual Outputs	3-283
3.3-V 10-Bit Flip-Flop With Dual Outputs and 3-State Outputs	3-289
3.3-V 20-Bit Bus-Interface Flip-Flop With 3-State Outputs	3-297
18-Bit Bus-Interface Flip-Flop With 3-State Outputs	3-305
18-Bit Buffer/Driver With 3-State Outputs	3-313
20-Bit Buffer/Driver With 3-State Outputs	3-319
20-Bit Buffer/Driver With 3-State Outputs	3-325
1-Bit to 2-Bit Address Driver With 3-State Outputs	3-331
1-Bit to 4-Bit Address Driver With 3-State Outputs	3-337
1-Bit to 4-Bit Address Register/Driver With 3-State Outputs	3-343
1-Bit to 4-Bit Address Register/Driver With 3-State Outputs	3-351
1-Bit to 4-Bit Address Register/Driver With 3-State Outputs	3-359
1-Bit to 4-Bit Address Register/Driver With 3-State Outputs	3-365
18-Bit Universal Bus Driver With 3-State Outputs	3-373
18-Bit Universal Bus Driver With 3-State Outputs	3-381
20-Bit Universal Bus Driver With 3-State Outputs	3-389
20-Bit Universal Bus Driver With 3-State Outputs	3-397
20-Bit Bus-Interface D-Type Latch With 3-State Outputs	3-405
18-Bit Transceiver With 3-State Outputs	3-413
18-Bit Universal Bus Transceiver With Parity Generators/Checkers	3-419
16-Bit Registered Transceiver With 3-State Outputs	3-429


SN74ALVCH16240

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES045B – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES045B – JULY 1995 – REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCE5045B – JULY 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES045B – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		2.7 V	1.7			
	I _{OH} = -12 mA, V _{IH} = 2 V	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.4			
		2.7 V	0.7			
	I _{OL} = 12 mA, V _{IL} = 0.8 V	2.7 V	0.4			
		3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _{I(hold)}	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V		-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3		pF	
	Data inputs		6			
C _o	Outputs	V _O = V _{CC} or GND	7		pF	

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES045B – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	5.3	5.3	1	3.9	ns	
t_{en}	\overline{OE}	Y	1	6.4	6.1	1	5	ns	
t_{dis}	\overline{OE}	Y	1	5.4	4.8	1	4.4	ns	

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	16	19	pF
	Outputs enabled		4	5	
	Outputs disabled				



SN74ALVCH16240
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCES045B - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 2. Load Circuit and Voltage Waveforms

SN74ALVC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS250E – JANUARY 1993 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE (TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVC16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVC16244A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC And Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1997, Texas Instruments Incorporated

SN74ALVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS250E - JANUARY 1993 - REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN74ALVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS250E - JANUARY 1993 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN74ALVC16244A

16-BIT BUFFER/DRIVER

WITH 3-STATE OUTPUTS

SCAS250E – JANUARY 1993 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
			2.7 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V		0.4		
			2.7 V		0.7		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4		
			3 V		0.55		
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V					
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA	
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3		pF	
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN74ALVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS250E - JANUARY 1993 - REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.4	4	1	3.6	ns	
t _{en}	$\overline{\text{OE}}$	Y	1	6.3	6	1	5	ns	
t _{djs}	$\overline{\text{OE}}$	Y	1	5.8	5.2	1	5	ns	

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	16	19	pF
	Outputs enabled		4	5	
	Outputs disabled				



SN74ALVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS





SCAS250E - JANUARY 1993 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16244

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES014D – JULY 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16244 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE (TOP VIEW)



FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES014D – JULY 1995 – REVISED OCTOBER 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVCH16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES014D – JULY 1995 – REVISED OCTOBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES014D – JULY 1995 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2		
		V _{IH} = 1.7 V	2.3 V	1.7		
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2		
			3 V	2.4		
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V	0.4		
		V _{IL} = 0.7 V	2.3 V	0.7		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V	0.4		
			3 V	0.55		
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _{I(hold)}	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V		-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3		pF	
	Data inputs		6			
C _o	Outputs	V _O = V _{CC} or GND	7		pF	

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES014D – JULY 1995 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	3.7		3.6	1	3	ns
t _{en}	$\overline{\text{OE}}$	Y	1	5.7		5.4	1	4.4	ns
t _{dis}	$\overline{\text{OE}}$	Y	1	5.2		4.6	1	4.1	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF	f = 10 MHz	16	19	pF
		Outputs disabled			4	5	



SN74ALVCH16244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS





SCES014D – JULY 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.7\text{ V}$ AND $3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH162244

16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES065B – JANUARY 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OE}$	1	48	$2\overline{OE}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V _{CC}	7	42	V _{CC}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V _{CC}	18	31	V _{CC}
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
$4\overline{OE}$	24	25	$3\overline{OE}$

description

This 16-bit buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162244 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES065B JANUARY 1996 REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 4-bit buffer)


INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES065B - JANUARY 1996 - REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-6	mA
		V _{CC} = 2.7 V	-8	
		V _{CC} = 3 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	6	mA
		V _{CC} = 2.7 V	8	
		V _{CC} = 3 V	12	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES065B - JANUARY 1996 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA			2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA,	V _{IH} = 1.7 V		2.3 V	1.9			
	I _{OH} = -6 mA	V _{IH} = 1.7 V		2.3 V	1.7			
		V _{IH} = 2 V		3 V	2.4			
	I _{OH} = -8 mA,	V _{IH} = 2 V		2.7 V	2			
I _{OH} = -12 mA,	V _{IH} = 2 V		3 V	2				
V _{OL}	I _{OL} = 100 μA			2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA,	V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 6 mA	V _{IL} = 0.7 V		2.3 V			0.55	
		V _{IL} = 0.8 V		3 V			0.55	
	I _{OL} = 8 mA,	V _{IL} = 0.8 V		2.7 V			0.6	
I _{OL} = 12 mA,	V _{IL} = 0.8 V		3 V			0.8		
I _I	V _I = V _{CC} or GND			3.6 V			±5	μA
I _{I(hold)}	V _I = 0.7 V			2.3 V	45			μA
	V _I = 1.7 V				-45			
	V _I = 0.8 V			3 V	75			
	V _I = 2 V				-75			
V _I = 0 to 3.6 V‡			3.6 V			±500		
I _{OZ}	V _O = V _{CC} or GND			3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0			3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V	3			pF
	Data inputs				6			
C _O	Outputs	V _O = V _{CC} or GND		3.3 V	7			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.9		4.7	1	4.2	ns
t _{en}	\overline{OE}	Y	1	6.8		6.7	1	5.6	ns
t _{dis}	\overline{OE}	Y	1	6.3		5.7	1	5.5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	16	19	pF	
		Outputs disabled		4	5		




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162244
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES065B - JANUARY 1996 - REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \cdot V_{CC}$
t_{PHZ}/t_{PHL}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16245

16-BIT BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCES015E - JULY 1995 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16245 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE (TOP VIEW)

1DIR	1	48	\overline{OE}
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
V_{CC}	7	42	V_{CC}
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
V_{CC}	18	31	V_{CC}
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	2 \overline{OE}

FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS



SCES015E - JULY 1995 - REVISED OCTOBER 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES015E – JULY 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output-voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES015E – JULY 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	2.7 V	2.2		
				3 V	2.4		
		I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2			
V _{OL}		I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V
		I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.4	
		I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V		0.7	
			V _{IL} = 0.8 V	2.7 V		0.4	
		I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V			0.55	
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)		V _I = 0.7 V	2.3 V		45		μA
		V _I = 1.7 V			-45		
		V _I = 0.8 V	3 V		75		
		V _I = 2 V			-75		
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V		4		pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V		8		pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1	3.7	3.6	1	3	ns	
t _{en}	\overline{OE}	A or B	1	5.7	5.4	1	4.4	ns	
t _{dis}	\overline{OE}	A or B	1	5.2	4.6	1	4.1	ns	

operating characteristics, T_A = 25° C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	22	29	pF
	Outputs enabled		4	5	
	Outputs disabled				




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES015E – JULY 1995 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

V_{CC} = 2.7 V AND 3.3 V ± 0.3 V




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES064A – DECEMBER 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- All Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCHR162245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCHR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS



SCES064A - DECEMBER 1995 - REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES064A – DECEMBER 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCHR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES064A – DECEMBER 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 µA	2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -4 mA	V _{IH} = 1.7 V	2.3 V	1.9		
			V _{IH} = 2 V	2.7 V	2.2		
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	3 V	2.4		
	I _{OH} = -8 mA	V _{IH} = 2 V	2.7 V	2			
	I _{OH} = -12 mA	V _{IH} = 2 V	3 V	2			
V _{OL}		I _{OL} = 100 µA	2.3 V to 3.6 V			0.2	V
		I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V		0.4	
			V _{IH} = 2 V	2.7 V		0.4	
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V		0.55	
			V _{IL} = 0.8 V	3 V		0.55	
	I _{OL} = 8 mA	V _{IL} = 0.8 V	2.7 V		0.6		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	3 V		0.8		
I _I		V _I = V _{CC} or GND	3.6 V			±5	µA
I _I (hold)		V _I = 0.7 V	2.3 V		45		µA
		V _I = 1.7 V			-45		
		V _I = 0.8 V	3 V		75		
		V _I = 2 V			-75		
	V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	µA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	µA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	µA
C _i	Control inputs	V _O = V _{CC} or GND	3.3 V		4		pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V		9		pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1	4.9		4.7	1	4.2	ns
t _{en}	\overline{OE}	B or A	1	6.8		6.7	1	5.6	ns
t _{dis}	\overline{OE}	B or A	1	6.3		5.7	1	5.5	ns


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	24	32		pF
		Outputs disabled		4	5		




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCHR162245
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES064A – DECEMBER 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC164245

16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Latch-Up Performance Exceeds 250 mA Per JEDEC 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages


description

This 16-bit (dual-octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} , which is set at 5 V, and A port has V_{CCA} , which is set to operate at 3.3 V. This allows for translation from a 3.3-V to a 5-V environment and vice-versa.

The SN74ALVC164245 is designed for asynchronous communication between data buses.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVC164245 is characterized for operation from -40°C to 85°C .



FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS



SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 5 V (unless otherwise noted)[†]

Supply voltage range, V_{CCB}	-0.5 V to 6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6 V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CCB}$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCB}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCB})	±50 mA
Continuous current through each V_{CCB} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 2. The package thermal impedance is calculated in accordance with JESD 51.

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 3.3 V (unless otherwise noted)[†]

Supply voltage range, V_{CCA}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 3)	-0.5 V to 4.6 V
I/O ports (see Note 3)	-0.5 V to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 3)	-0.5 V to $V_{CCA} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCA}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCA})	±50 mA
Continuous current through each V_{CCA} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 2. The package thermal impedance is calculated in accordance with JESD 51.
 3. This value is limited to 4.6 V maximum.



SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

recommended operating conditions for V_{CCB} at 5 V (see Note 3)

		MIN	MAX	UNIT
V_{CCB}	Supply voltage	4.5	5.5	V
V_{IH}	High-level input voltage	2		V
V_{IL}	Low-level input voltage		0.8	V
V_{IA}	Input voltage	0	V_{CCB}	V
V_{OB}	Output voltage	0	V_{CCB}	V
I_{OH}	High-level output current		-24	mA
I_{OL}	Low-level output current		24	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

recommended operating conditions for V_{CCA} at 3.3 V (see Note 3)

		MIN	MAX	UNIT
V_{CCA}	Supply voltage	2.7	3.6	V
V_{IH}	High-level input voltage	$V_{CCA} = 2.7\text{ V to }3.6\text{ V}$	2	V
V_{IL}	Low-level input voltage	$V_{CCA} = 2.7\text{ V to }3.6\text{ V}$	0.8	V
V_{IB}	Input voltage	0	V_{CCA}	V
V_{OA}	Output voltage	0	V_{CCA}	V
I_{OH}	High-level output current	$V_{CCA} = 2.7\text{ V}$	-12	mA
		$V_{CCA} = 3\text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CCA} = 2.7\text{ V}$	12	mA
		$V_{CCA} = 3\text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC164245

16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 5\text{ V}$ (unless otherwise noted) (see Note 4)

PARAMETER		TEST CONDITIONS	V_{CCB}	MIN	TYP†	MAX	UNIT
V_{OH} (A to B)		$I_{OH} = -100\ \mu\text{A}$	4.5 V	4.3		V	
			5.5 V	5.3			
		$I_{OH} = -24\ \text{mA}$	4.5 V	3.7			
			5.5 V	4.7			
V_{OL} (A to B)		$I_{OL} = 100\ \mu\text{A}$	4.5 V	0.2		V	
			5.5 V	0.2			
		$I_{OL} = 24\ \text{mA}$	4.5 V	0.55			
			5.5 V	0.55			
I_I	Control inputs	$V_I = V_{CCB}$ or GND	5.5 V			± 5	μA
I_{OZ}^\ddagger	A or B ports	$V_O = V_{CCB}$ or GND	5.5 V				μA
I_{CC}		$V_I = V_{CCB}$ or GND, $I_O = 0$	5.5 V				μA
ΔI_{CC}^\S		One input at 3.4 V, Other inputs at V_{CCB} or GND	4.5 V to 5.5 V				μA
C_i	Control inputs	$V_I = V_{CCB}$ or GND	5 V	6.5			pF
C_{iO}	A or B ports	$V_O = V_{CCB}$ or GND	5 V	6.5			pF

† Typical values are measured at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 V or V_{CCA} .

NOTE 4: $V_{CCA} = 2.7\text{ V}$ to 3.6 V

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 3.3\text{ V}$ (unless otherwise noted) (see Note 5)

PARAMETER		TEST CONDITIONS	V_{CCA}^\parallel	MIN	TYP†	MAX	UNIT
V_{OH} (B to A)		$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$		V	
			2.7 V	2.2			
		$I_{OH} = -12\ \text{mA}$	3 V	2.4			
			3 V	2			
V_{OL} (B to A)		$I_{OL} = 100\ \mu\text{A}$	MIN to MAX	0.2		V	
			2.7 V	0.4			
		$I_{OL} = 12\ \text{mA}$	3 V	0.55			
			3 V	0.55			
I_I	Control inputs	$V_I = V_{CCA}$ or GND	3.6 V			± 5	μA
I_{OZ}^\ddagger		$V_O = V_{CCA}$ or GND	3.6 V			± 10	μA
I_{CC}		$V_I = V_{CCA}$ or GND, $I_O = 0$	3.6 V			40	μA
ΔI_{CC}^\S		One input at $V_{CCA} - 0.6\text{ V}$, Other inputs at V_{CCA} or GND	3 V to 3.6 V			750	μA
C_i	Control inputs	$V_I = V_{CCA}$ or GND	3.3 V	6.5			pF
C_{iO}	A or B ports	$V_O = V_{CCA}$ or GND	3.3 V	8.5			pF

† Typical values are measured at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than at 0 V or V_{CCA} .

¶ For conditions shown as MIN to MAX, use the appropriate values under recommended operating conditions.

NOTE 5: $V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CCB} = 5 V \pm 0.5 V$				UNIT
			$V_{CCA} = 2.7 V$		$V_{CCA} = 3.3 V \pm 0.3 V$		
			MIN	MAX†	MIN†	MAX†	
t_{pd}	A	B	5.9		1	5.8	ns
	B	A	6.7		1.2	5.8	
t_{en}	\overline{OE}	B	9.3		1	8.9	ns
t_{dis}	\overline{OE}	B	9.2		2.1	9.5	ns
t_{en}	\overline{OE}	A	10.2		2	9.1	ns
t_{dis}	\overline{OE}	A	9		2.9	8.6	ns

† This datasheet limit can vary among suppliers.

operating characteristics, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	$V_{CCA} = 3.3 V$	UNIT
			$V_{CCB} = 5 V$	
			TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled (A or B)	56	pF
		Outputs disabled (A or B)	6	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS



SCAS416C – MARCH 1994 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CCB} = 5\text{ V} \pm 0.5\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CCB}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVC164245
16-BIT 3.3-V TO 5-V LEVEL SHIFTING TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS416C - MARCH 1994 - REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CCA} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES046B - JULY 1995 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit multiplexed D-type latch is designed for 2.3-V to 3.6-V_{CC} operation.

The SN74ALVCH16260 is used in applications in which two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE1B}$, $\overline{OE2B}$, and $\overline{OE A}$) inputs control the bus transceiver functions. The $\overline{OE1B}$ and $\overline{OE2B}$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16260 is characterized for operation from –40°C to 85°C.

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{OE A}$	1	56	$\overline{OE2B}$
LE1B	2	55	LEA2B
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V _{CC}	7	50	V _{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V _{CC}	22	35	V _{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
LE2B	27	30	LEA1B
SEL	28	29	$\overline{OE1B}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

Function Tables

B TO A ($\overline{OE\overline{B}} = H$)

INPUTS						OUTPUT A
1B	2B	SEL	LE1B	LE2B	$\overline{OE\overline{A}}$	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A ₀
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A ₀
X	X	X	X	X	H	Z

A TO B ($\overline{OE\overline{A}} = H$)

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{OE1\overline{B}}$	$\overline{OE2\overline{B}}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B ₀
L	H	L	L	L	L	2B ₀
H	L	H	L	L	1B ₀	H
L	L	H	L	L	1B ₀	L
X	L	L	L	L	1B ₀	2B ₀
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES046B - JULY 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH

WITH 3-STATE OUTPUTS

SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
			3 V			0.55	
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V					
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45		μA	
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	V _I = V _{CC} or GND,		40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V		750		μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{iO}	A or B ports	V _O = V _{CC} or GND	3.3 V		9		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B	1.4		1.1		1.1		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B	1.6		1.9		1.5		ns



SN74ALVCH16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1	5.4	5.1	1.2	4.3	ns	
	LE	A or B	1	5.6	5.2	1	4.4		
	SEL	A	1	6.9	6.6	1.1	5.6		
t _{en}	$\overline{\text{OE}}$	A or B	1	6.7	6.4	1	5.4	ns	
t _{dis}	$\overline{\text{OE}}$	A or B	1	5.7	5	1.3	4.6	ns	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	87	120	pF
	Outputs enabled		80.5	118	
	Outputs disabled				



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - F. t_{pZL} and t_{pZH} are the same as t_{en} .
 - G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS


SCES046B – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic Shrink Small-Outline (DL) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{OE}A$	1	56	$\overline{OE}2B$
LE1B	2	55	LEA2B
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V_{CC}	7	50	V_{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V_{CC}	22	35	V_{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
LE2B	27	30	LEA1B
SEL	28	29	$\overline{OE}1B$

description

This 12-bit to 24-bit multiplexed D-type latch is designed for 2.3-V to 3.6- V_{CC} operation.

The SN74ALVCH162260 is used in applications in which two separate datapaths must be multiplexed onto, or demultiplexed from, a single datapath. Typical applications include multiplexing and/or demultiplexing address and data information in microprocessor or bus-interface applications. This device is also useful in memory-interleaving applications.

Three 12-bit I/O ports (A1–A12, 1B1–1B12, and 2B1–2B12) are available for address and/or data transfer. The output-enable ($\overline{OE}1B$, $\overline{OE}2B$, and $\overline{OE}A$) inputs control the bus transceiver functions. The $\overline{OE}1B$ and $\overline{OE}2B$ control signals also allow bank control in the A-to-B direction.

Address and/or data information can be stored using the internal storage latches. The latch-enable (LE1B, LE2B, LEA1B, and LEA2B) inputs are used to control data storage. When the latch-enable input is high, the latch is transparent. When the latch-enable input goes low, the data present at the inputs is latched and remains latched until the latch-enable input is returned high.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162260 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162260

12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

Function Tables

B TO A ($\overline{OEB} = H$)

INPUTS						OUTPUT A
1B	2B	SEL	LE1B	LE2B	\overline{OEA}	
H	X	H	H	X	L	H
L	X	H	H	X	L	L
X	X	H	L	X	L	A ₀
X	H	L	X	H	L	H
X	L	L	X	H	L	L
X	X	L	X	L	L	A ₀
X	X	X	X	X	H	Z

A TO B ($\overline{OEA} = H$)

INPUTS					OUTPUTS	
A	LEA1B	LEA2B	$\overline{OE1B}$	$\overline{OE2B}$	1B	2B
H	H	H	L	L	H	H
L	H	H	L	L	L	L
H	H	L	L	L	H	2B ₀
L	H	L	L	L	L	2B ₀
H	L	H	L	L	1B ₀	H
L	L	H	L	L	1B ₀	L
X	L	L	L	L	1B ₀	2B ₀
X	X	X	H	H	Z	Z
X	X	X	L	H	Active	Z
X	X	X	H	L	Z	Active
X	X	X	L	L	Active	Active




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current (A port)	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
	$V_{CC} = 3$ V	-24		
	High-level output current (B port)	$V_{CC} = 2.3$ V	-6	
$V_{CC} = 2.7$ V		-8		
I_{OL}	Low-level output current (A port)	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
	Low-level output current (B port)	$V_{CC} = 2.3$ V	6	
		$V_{CC} = 2.7$ V	8	
$V_{CC} = 3$ V	12			
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	A port	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	2		
				2.3 V	1.7		
		I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2		
				3 V	2.4		
	I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
	B port	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA	V _{IH} = 1.7 V	2.3 V	1.9		
				2.3 V	1.7		
		I _{OH} = -6 mA	V _{IH} = 2 V	3 V	2.4		
2.7 V				2			
I _{OH} = -8 mA, V _{IH} = 2 V		3 V	2				
I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	A port	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V		0.4	
				2.3 V		0.7	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4	
				3 V		0.55	
	I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V		0.55			
	B port	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	
		I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V		0.4	
				2.3 V		0.55	
		I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V		0.55	
2.7 V					0.6		
I _{OL} = 8 mA, V _{IL} = 0.8 V	3 V		0.8				
I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V		0.8				
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA
I _{I(hold)}		V _I = 0.7 V	2.3 V		45		μA
		V _I = 1.7 V			-45		
		V _I = 0.8 V	3 V		75		
		V _I = 2 V			-75		
		V _I = 0 to 3.6 V‡				±500	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V		4.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, LE1B, LE2B, LEA1B, or LEA2B high	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE1B, LE2B, LEA1B, or LEA2B	1.4		1.1		1.1		ns
t _h	Hold time, data after LE1B, LE2B, LEA1B, or LEA2B	1.6		1.9		1.5		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	B	1	5.9	5.8		1.2	4.9	ns
	B	A	1	6.4	5.1		1.2	4.3	
	LE	A	1	5.6	5.2		1	4.4	
		B	1	6.1	5.9		1	5	
t _{en}	$\overline{\text{OE}}$	A	1	6.7	6.4		1	5.4	ns
		B	1	7.2	7.1		1	6	
t _{dis}	$\overline{\text{OE}}$	A	1	5.7	5		1.3	4.6	ns
		B	1	6.2	5.5		1.3	5.1	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	62	46	pF
	Outputs enabled		29	24	
	Outputs disabled				




SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 \cdot V_{CC}
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH162260
12-BIT TO 24-BIT MULTIPLEXED D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS570C – MARCH 1996 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162268

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments **Widebus™** Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162268 is used for applications in which data must be transferred from a narrow high-speed bus to a wide, lower-frequency bus.


The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (\overline{CLKEN}) inputs are low. The select (SEL) line is synchronous with CLK and selects 1B or 2B input data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of these inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}). These control terminals are registered so bus direction changes are synchronous with CLK.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162268 is characterized for operation from -40°C to 85°C .

Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{\text{OEA}}$	$\overline{\text{OEB}}$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{\text{OEB}} = \text{L}$)

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
H	H	X	X	1B_0^{\dagger}	2B_0^{\dagger}
L	X	↑	L	L [†]	X
L	X	↑	H	H [†]	X
X	L	↑	L	X	L
X	L	↑	H	X	H

† Two CLK edges are needed to propagate data.

‡ Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{\text{OEA}} = \text{L}$)


INPUTS						OUTPUT
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
H	X	X	H	X	X	A_0^{\dagger}
X	H	X	L	X	X	A_0^{\dagger}
L	X	↑	H	L	X	L
L	X	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H

‡ Output level before the indicated steady-state input conditions were established

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D - AUGUST 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current (A port)	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
	High-level output current (B port)	$V_{CC} = 2.3$ V	-6	
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
I_{OL}	Low-level output current (A port)	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
	Low-level output current (B port)	$V_{CC} = 2.3$ V	6	
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D - AUGUST 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	A port	I _{OH} = -100 µA	2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	2.7 V	2.2		
			3 V	2.4			
	I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
	B port	I _{OH} = -100 µA	2.3 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9			
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	3 V	2.4		
I _{OH} = -8 mA, V _{IH} = 2 V		2.7 V	2				
I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	A port	I _{OL} = 100 µA	2.3 V to 3.6 V			0.2	V
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V		0.4	
			V _{IL} = 0.7 V	2.3 V		0.7	
		I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4	
			V _{IL} = 0.8 V	3 V		0.55	
	I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V		0.55			
	B port	I _{OL} = 100 µA	2.3 V to 3.6 V			0.2	
		I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V		0.4	
			V _{IL} = 0.7 V	2.3 V		0.55	
		I _{OL} = 6 mA	V _{IL} = 0.8 V	3 V		0.55	
V _{IL} = 0.8 V			2.7 V		0.6		
I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V		0.8				
I _I		V _I = V _{CC} or GND	3.6 V			±5	µA
I _I (hold)		V _I = 0.7 V	2.3 V		45		µA
		V _I = 1.7 V	2.3 V		-45		
		V _I = 0.8 V	3 V		75		
		V _I = 2 V	3 V		-75		
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ} §		V _O = V _{CC} or GND	3.6 V			±10	µA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	µA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	µA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V		9		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input-leakage current.



SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	120	0	125	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	A data before CLK↑		4.5		4		ns
		B data before CLK↑		0.8		1.2		
		SEL before CLK↑		1.4		1.6		
		CLKENA1 or CLKENA2 before CLK↑		3.6		3.4		
		CLKENB1 or CLKENB2 before CLK↑		3.2		3		
		OE before CLK↑		4.2		3.9		
t _h	Hold time	A data after CLK↑		0		0.2		ns
		B data after CLK↑		1.3		1.2		
		SEL after CLK↑		1		1		
		CLKENA1 or CLKENA2 after CLK↑		0.1		0.1		
		CLKENB1 or CLKENB2 after CLK↑		0.1		0		
		OE after CLK↑ after CLK↑		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			120		125		150		MHz
t _{pd}	CLK	B	1.6	6.1	5.9		1.8	5.4	ns
		A (1B)	1.6	5.8	5.4		1.7	4.8	
		A (2B)	1.6	5.8	5.3		1.8	4.8	
		A (SEL)	2.5	7.3	6.5		2.4	5.8	
t _{en}	CLK	B	2.7	7.2	6.8		2.6	6.1	ns
t _{dis}	CLK	B	2.8	7.2	6.1		2.5	5.9	ns
t _{en}	CLK	A	2	6.2	5.6		1.8	5.1	ns
t _{dis}	CLK	A	2	6.5	5.4		2.1	5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	87	120	pF
	Outputs enabled		80.5	118	
	Outputs disabled				




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





SN74ALVCH162268
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES018D – AUGUST 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	6 V
t_{PHZ}/t_{PHZ}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16269

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16269 is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.


Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, OEB2).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16269 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16269
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{OE}A$	$\overline{OE}B$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{OE}B = L$)

INPUTS			OUTPUTS		
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
H	H	X	X	1B ₀ [†]	2B ₀ [†]
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

† Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OE}A = L$)

INPUTS				OUTPUT
CLK	SEL	1B	2B	A
X	H	X	X	A ₀ [†]
X	L	X	X	A ₀ [†]
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H


† Output level before the indicated steady-state input conditions were established



SN74ALVCH16269
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES019F - JULY 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16269
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{iL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16269

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
		V _{IH} = 2 V	3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
		V _{IL} = 0.8 V	3 V			0.55	
I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V						
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V			45	μA
	V _I = 1.7 V		2.3 V			-45	
	V _I = 0.8 V		3 V			75	
	V _I = 2 V		3 V			-75	
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			3.5	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			9	pF

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	135	0	135	0	135	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	A data before CLK↑		2	2	1.7		ns
		B data before CLK↑		2.2	2.1	1.8		
		SEL before CLK↑		1.6	1.6	1.3		
		CLKENA1 or CLKENA2 before CLK↑		1	1.2	0.9		
		OE before CLK↑		1.5	1.6	1.3		
t _h	Hold time	A data after CLK↑		0.7	0.6	0.6		ns
		B data after CLK↑		0.7	0.6	0.6		
		SEL after CLK↑		1.1	0.7	0.7		
		CLKENA1 or CLKENA2 after CLK↑		1	0.8	1.1		
		OE after CLK↑		0.8	0.8	0.8		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16269
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			135		135		135		MHz
t _{pd}	CLK	B	1	8.2	7.3	1	6.2		ns
		A	1	6.4	5.8	1	5		
t _{en}	CLK	B	1	7.9	6.7	1	6.1		ns
		A	1	7.6	6.2	1	5.9		
t _{dis}	CLK	B	1	8.1	6.9	1	6.1		ns
		A	1	7.5	6.8	1	5.6		

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	87	120	pF
	Outputs disabled		80.5	118	




SN74ALVCH16269

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES019F – JULY 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16269
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS





SCES019F – JULY 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCHR162269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES050F – AUGUST 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV), and 300-mil Shrink Small-Outline (DL) Packages

description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCHR162269A is used in applications in which two separate ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (\overline{OEA} , $\overline{OEB1}$, and $\overline{OEB2}$).

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

\overline{OEA}	1	56	$\overline{OEB2}$
$\overline{OEB1}$	2	55	CLKENA2
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V_{CC}	7	50	V_{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V_{CC}	22	35	V_{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
NC	27	30	CLKENA1
SEL	28	29	CLK

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F – AUGUST 1995 – REVISED SEPTEMBER 1997

description (continued)

All outputs are designed to sink up to 12 mA and include equivalent 26-Ω resistors to reduce overshoot and undershoot.

The SN74ALVCHR162269A is characterized for operation from –40°C to 85°C.

Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	$\overline{OE}A$	$\overline{OE}B$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{OE}B = L$)

INPUTS				OUTPUTS	
CLKENA1	CLKENA2	CLK	A	1B	2B
L	H	↑	L	L	2B ₀ [†]
L	H	↑	H	H	2B ₀ [†]
L	L	↑	L	L	L
L	L	↑	H	H	H
H	L	↑	L	1B ₀ [†]	L
H	L	↑	H	1B ₀ [†]	H
H	H	X	X	1B ₀ [†]	2B ₀ [†]

[†] Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OE}A = L$)

INPUTS				OUTPUT
CLK	SEL	1B	2B	A
X	H	X	X	A ₀ [†]
X	L	X	X	A ₀ [†]
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H

[†] Output level before the indicated steady-state input conditions were established




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F - AUGUST 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F – AUGUST 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F - AUGUST 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -4 mA	V _{IH} = 1.7 V	2.3 V	1.9			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA, I _{OH} = -12 mA,	V _{IH} = 2 V	2.7 V	2			
	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA	V _{IL} = 0.7 V	2.3 V	0.4			
		V _{IL} = 0.8 V	2.7 V	0.4			
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V	0.55			
		V _{IL} = 0.8 V	3 V	0.55			
	I _{OL} = 8 mA, I _{OL} = 12 mA,	V _{IL} = 0.8 V	2.7 V	0.6			
	V _{IL} = 0.8 V	3 V	0.8				
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND		3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	5		pF	
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F – AUGUST 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	95	0	115	0	135	0	135	MHz
t _w	Pulse duration, CLK high or low	5.2		4.3		3.3		3.3		ns
t _{su}	Setup time	A data before CLK↑		1.4		1.4		0.9		ns
		B data before CLK↑		1.6		1.5		1		
		SEL before CLK↑		0.8		1.1		1.3		
		CLKENA1 or CLKENA2 before CLK↑		0.8		1		0.7		
t _h	Hold time	OE before CLK↑		1.7		1.6		1.1		ns
		A data after CLK↑		0.9		0.9		1.1		
		B data after CLK↑		0.8		0.6		0.8		
		SEL after CLK↑		1.1		0.8		1.6		
		CLKENA1 or CLKENA2 after CLK↑		1.4		1		1.4		
OE after CLK↑		0.9		0.8		1		1.2		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.15 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			95		115		135		135		MHz
t _{pd}	CLK	B	1.8	7.1	6.9	2.3	5.6	2.2	5.8	ns	
		A	1.4	5.8	5.8	2	5	2	5.2		
t _{en}	CLK	B	2.4	7.2	6.9	2.3	5.6	2.3	5.8	ns	
		A	2.1	6.2	6	2.1	5.2	2.1	5.3		
t _{dis}	CLK	B	2.6	7.9	6.7	2.3	5.8	2.4	6	ns	
		A	2	7.8	6.2	2.2	5.9	2.1	6		

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.15 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	142	172	pF
	Outputs enabled		115	129	
	Outputs disabled				




SN74ALVCHR162269A 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCE5050F – AUGUST 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	2 \times V_{CC}
t_{pHZ}/t_{pZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES


- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCHR162269A
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES050F – AUGUST 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit registered bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate \overline{CLKEN} inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path.

Proper control of the \overline{CLKEN}_A inputs allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B port. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}). The control terminals are registered to synchronize the bus-direction changes with CLK.

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16270 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

\overline{OEA}	1	56	\overline{OEB}
$\overline{CLKEN1B}$	2	55	$\overline{CLKENA2}$
2B3	3	54	2B4
GND	4	53	GND
2B2	5	52	2B5
2B1	6	51	2B6
V_{CC}	7	50	V_{CC}
A1	8	49	2B7
A2	9	48	2B8
A3	10	47	2B9
GND	11	46	GND
A4	12	45	2B10
A5	13	44	2B11
A6	14	43	2B12
A7	15	42	1B12
A8	16	41	1B11
A9	17	40	1B10
GND	18	39	GND
A10	19	38	1B9
A11	20	37	1B8
A12	21	36	1B7
V_{CC}	22	35	V_{CC}
1B1	23	34	1B6
1B2	24	33	1B5
GND	25	32	GND
1B3	26	31	1B4
$\overline{CLKEN2B}$	27	30	$\overline{CLKENA1}$
SEL	28	29	CLK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997

Function Tables

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	OE \bar{A}	OE \bar{B}	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

A-TO-B STORAGE ($\overline{OE\bar{B}} = L$)

INPUTS			OUTPUTS		
CLKENA1	CLKENA2	CLK	A	1B	2B
L	H	↑	L	L \dagger	2B $_0$ \ddagger
L	H	↑	H	H \dagger	2B $_0$ \ddagger
L	L	↑	L	L \dagger	L
L	L	↑	H	H \dagger	H
H	L	↑	L	1B $_0$ \ddagger	L
H	L	↑	H	1B $_0$ \ddagger	H
H	H	X	X	1B $_0$ \ddagger	2B $_0$ \ddagger

\dagger Two CLK edges are needed to propagate data.

\ddagger Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OE\bar{A}} = L$)

INPUTS						OUTPUT
CLKEN1B	CLKEN2B	CLK	SEL	1B	2B	A
H	X	X	H	X	X	A $_0$ \ddagger
X	H	X	L	X	X	A $_0$ \ddagger
L	X	↑	H	L	X	L
L	X	↑	H	H	X	H
X	L	↑	L	X	L	L
X	L	↑	L	X	H	H


\ddagger Output level before the indicated steady-state input conditions were established



SN74ALVCH16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCE5028D - JULY 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



SN74ALVCH16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		3.5		pF
C _{io}	A or B ports	V _O - V _{CC} or GND	3.3 V		9		pF

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25 °C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	A data before CLK↑		4.1	3.8	3.1		ns
		B data before CLK↑		0.9	1.2	0.9		
		CLKENA1 or CLKENA2 before CLK↑		3.5	3.2	2.7		
		CLKEN1B or CLKEN2B before CLK↑		3.4	3	2.6		
		OE data before CLK↑		4.4	3.9	3.2		
t _h	Hold time	A data after CLK↑		0	0	0.2		ns
		B data after CLK↑		1.4	1	1.7		
		CLKENA1 or CLKENA2 after CLK↑		0	0.1	0.3		
		CLKEN1B or CLKEN2B after CLK↑		0	0	0.6		
		OE after CLK↑		0	0	0.1		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-99

SN74ALVCH16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	B	1.5	5.9	5.8	1.1	5.1	ns	
		A	1.2	5.4	5.4	1	4.7		
	$\overline{\text{SEL}}$	A	1.4	6.2	6.4	1	5.5		
t _{en}	CLK	A or B	1.5	7	6.8	1	6	ns	
t _{dis}	CLK	A or B	1.9	7.2	6.5	1.1	5.8	ns	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	87	120	pF
	Outputs disabled		80.5	118	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16270

12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES028D – JULY 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16270
12-BIT TO 24-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES028D - JULY 1995 - REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16271

12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017D – JULY 1995 – REVISED AUGUST 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 12-bit to 24-bit bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16271 is intended for applications in which two separate data paths must be multiplexed onto, or demultiplexed from, a single data path. This device is particularly suitable as an interface between conventional DRAMs and high-speed microprocessors.

A data is stored in the internal A-to-B registers on the low-to-high transition of the clock (CLK) input, provided that the clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port.


Transparent latches in the B-to-A path allow asynchronous operation to maximize memory access throughput. These latches transfer data when the latch-enable (LE) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. Data flow is controlled by the active-low output enables (\overline{OEA} , \overline{OEB}).

To ensure the high-impedance state during power up or power down, the output enables should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16271 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES017D - JULY 1995 - REVISED AUGUST 1997

Function Tables

OUTPUT ENABLE

INPUTS		OUTPUTS	
$\overline{OE}A$	$\overline{OE}B$	A	1B, 2B
H	H	Z	Z
H	L	Z	Active
L	H	Active	Z
L	L	Active	Active

A-TO-B STORAGE ($\overline{OE}B = L$)

INPUTS				OUTPUTS	
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
H	H	X	X	$1B_0^\dagger$	$2B_0^\dagger$
L	X	\uparrow	L	L	X
L	X	\uparrow	H	H	X
X	L	\uparrow	L	X	L
X	L	\uparrow	H	A_0	H

B-TO-A STORAGE ($\overline{OE}A = L$)

INPUTS				OUTPUT A
\overline{LE}	\overline{SEL}	1B	2B	
H	X	X	X	A_0^\dagger
H	X	X	X	A_0^\dagger
L	H	L	X	L
L	H	H	X	H
L	L	X	L	L
L	L	X	H	H

\dagger Output level before the indicated steady-state input conditions were established




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES017D - JULY 1995 - REVISED AUGUST 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES017D – JULY 1995 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017D - JULY 1995 - REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5			pF
C _{iO}	A or D ports	V _O = V _{CC} or GND	3.3 V	9			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	130	0	130	0	130	MHz
t _w	Pulse duration, CLK high or low		3.3		3.3		3.3		ns
t _{su}	Setup time	A before CLK↑	2.6		2.1		1.7		ns
		B before LE	1.7		1.5		1.3		
		CLKEN before CLK↑	1.6		1.3		1		
t _h	Hold time	A after CLK↑	0.6		0.6		0.7		ns
		B after LE	0.9		0.9		1.1		
		CLKEN after CLK↑	1		0.9		0.9		



SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES017D – JULY 1995 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			130		130		130		MHz
t _{pd}	CLK	B	1	6.2	5	1	4.3	ns	
	B	A	1	5.3	4.7	1.4	4.8		
	$\overline{\text{LE}}$		1	6	5.9	1.4	4.8		
	SEL		1.1	6.4	6.2	1.3	5.2		
t _{en}	$\overline{\text{OEB}}$ or $\overline{\text{OEA}}$	B or A	1	6	6.1	1	5.1	ns	
t _{dis}	$\overline{\text{OEB}}$ or $\overline{\text{OEA}}$	B or A	1.4	5.4	4.6	1.7	4.2	ns	

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C _{pd}	A to B	Outputs enabled	C _L = 0, f = 10 MHz	92	105	pF
		Outputs disabled		61	76	
	B to A	Outputs enabled		39	43	
		Outputs disabled		11	13	




SN74ALVCH16271 12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES017D - JULY 1995 - REVISED AUGUST 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$





LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	2 $\times V_{CC}$
t_{pHZ}/t_{pZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - F. t_{pZL} and t_{pZH} are the same as t_{en} .
 - G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16271
12-BIT TO 24-BIT MULTIPLEXED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES017D – JULY 1995 – REVISED AUGUST 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES036B - JULY 1995 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Very Small-Outline Package

description

The SN74ALVCH16282 is an 18-bit to 36-bit registered bus exchanger designed for 2.3-V to 3.6-V V_{CC} operation.

This part is intended for use in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus. It is designed specifically for low-voltage (3.3-V) V_{CC} operation.

The device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input. For data transfer in the B-to-A direction, the select (SEL) input selects 1B or 2B data for the A outputs.

For data transfer in the A-to-B direction, a two-stage pipeline is provided in the 1B path, with a single storage register in the 2B path. Data flow is controlled by the active-low output enable (\overline{OE}) and the DIR input. The DIR control pin is registered to synchronize the bus direction changes with the clock.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16282 is characterized for operation from -40°C to 85°C .

DBB PACKAGE (TOP VIEW)

V_{CC}	1	80	V_{CC}
GND	2	79	GND
2B9	3	78	1B10
1B9	4	77	2B10
2B8	5	76	1B11
GND	6	75	GND
1B8	7	74	2B11
2B7	8	73	1B12
1B7	9	72	2B12
V_{CC}	10	71	V_{CC}
2B6	11	70	1B13
1B6	12	69	2B13
2B5	13	68	1B14
1B5	14	67	2B14
GND	15	66	GND
2B4	16	65	1B15
1B4	17	64	2B15
2B3	18	63	1B16
1B3	19	62	2B16
V_{CC}	20	61	V_{CC}
GND	21	60	GND
2B2	22	59	1B17
1B2	23	58	2B17
2B1	24	57	1B18
1B1	25	56	2B18
V_{CC}	26	55	V_{CC}
A1	27	54	A18
A2	28	53	A17
A3	29	52	A16
GND	30	51	GND
A4	31	50	A15
A5	32	49	A14
A6	33	48	A13
V_{CC}	34	47	V_{CC}
A7	35	46	A12
A8	36	45	A11
A9	37	44	A10
GND	38	43	GND
CLK	39	42	\overline{OE}
SEL	40	41	DIR



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES036B – JULY 1995 – REVISED SEPTEMBER 1997

Function Tables

A-TO-B STORAGE ($\overline{OE} = L, DIR = H$)

INPUTS			OUTPUTS	
SEL	CLK	A	1B	2B
H	X	X	1B ₀ †	2B ₀ †
L	↑	L	L‡	X
L	↑	H	H‡	X

† Output level before indicated steady-state input conditions were established

‡ Two CLK edges are needed to propagate the data.

B-TO-A STORAGE ($\overline{OE} = L, DIR = L$)

INPUTS				OUTPUT
CLK	\overline{SEL}	1B	2B	A
↑	H	X	L	L§
↑	H	X	H	H§
↑	L	L	X	L
↑	L	H	X	H

§ Two CLK edges are needed to propagate the data. The data is loaded in the first register when \overline{SEL} is low and propagates to the second register when SEL is high.

OUTPUT ENABLE

INPUTS			OUTPUTS	
CLK	\overline{OE}	DIR	A	1B, 2B
↑	H	X	Z	Z
↑	L	L	Z	Active
↑	L	H	Active	Z




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES036B - JULY 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



SN74ALVCH16282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES036B – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES036B - JULY 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
			3 V	2			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55		
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			8.5	pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	150		150		150		MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	A data before CLK↑		2.4	2.3	2		ns
		B data before CLK↑		2.2	2.2	1.8		
		DIR before CLK↑		2.2	2.1	1.7		
		SEL before CLK↑		2	2	1.8		
t _h	Hold time	A data after CLK↑		0.5	0.5	0.7		ns
		B data after CLK↑		0.5	0.5	0.6		
		DIR after CLK↑		0.5	0.5	0.5		
		SEL after CLK↑		0.7	0.7	0.8		



SN74ALVCH16282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES036B – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	A	1	6.1	5.5	1.4	5	ns	
		B	1.2	6.3	5.7	1.6	5.3		
t _{en}	$\overline{\text{OE}}$	A	1.3	6.9	6.3	1.2	5.7	ns	
		B	2.3	8.7	8.1	2.3	7.4		
t _{dis}	$\overline{\text{OE}}$	A	1.5	7	5.6	1.8	5.7	ns	
		B	2.1	7.9	6.4	2.3	6.4		

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0, f = 10 MHz	282	310	pF
		Outputs disabled		208	228	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16282

18-BIT TO 36-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS



SCES036B – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16282
18-BIT TO 36-BIT REGISTERED BUS EXCHANGER
WITH 3-STATE OUTPUTS


SCES036B - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16334

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.


Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16334 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS


SCES090F - OCTOBER 1996 - REVISED JANUARY 1998

FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	\overline{LE}	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y_0^\dagger

† Output level before the indicated steady-state input conditions were established

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-12	mA
		$V_{CC} = 2.7\text{ V}$	-12	
		$V_{CC} = 3\text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	12	mA
		$V_{CC} = 2.7\text{ V}$	12	
		$V_{CC} = 3\text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.7 V	2.2			
		V _{IH} = 2 V	3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
		V _{IL} = 0.8 V	3 V			0.55	
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _{hold}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V			+500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V	5.5			pF
	Data inputs			6			
C _O	Outputs	V _O = V _{CC} or GND	3.3 V	8			pF

† All typical values are at V_{CC} = 3.3 V.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	150		150		150		MHz
t _w	Pulse duration	LE low		3.3	3.3	3.3		ns
		CLK high or low		3.3	3.3	3.3		
t _{su}	Setup time	Data before CLK↑		1.4	1.7	1.5		ns
		Data before LE↑	CLK high	1.2	1.6	1.3		
			CLK low	1.4	1.5	1.2		
t _h	Hold time	Data after CLK↑		0.9	0.8	0.9		ns
		Data after LE↑	CLK high or low	1.2	1.1	1.1		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1	3.7	3.6	1.1	3.3	ns	
	\overline{LE}		1	4.8	4.4	1.3	4.4		
	CLK		1	4.4	4.1	1	4.1		
t _{en}	\overline{OE}	Y	1	5.4	4.6	1.1	4.6	ns	
t _{dis}	\overline{OE}	Y	1	4.1	4.4	1.7	4.4	ns	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	32	37	pF
	Outputs enabled		7	11	
	Outputs disabled				







PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PHL} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES090F – OCTOBER 1996 – REVISED JANUARY 1998


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND






VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162334

16-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES120D – JULY 1997 – REVISED JANUARY 1998

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.


The output port includes equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162334 is characterized for operation from -40°C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated


SN74ALVCH162334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES120D – JULY 1997 – REVISED JANUARY 1998

FUNCTION TABLE				
INPUTS				OUTPUT
\overline{OE}	\overline{LE}	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y_0^\dagger

† Output level before the indicated steady-state input conditions were established

logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH162334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES120D – JULY 1997 – REVISED JANUARY 1998

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-6	mA
		$V_{CC} = 2.7\text{ V}$	-8	
		$V_{CC} = 3\text{ V}$	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	6	mA
		$V_{CC} = 2.7\text{ V}$	8	
		$V_{CC} = 3\text{ V}$	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES120D – JULY 1997 – REVISED JANUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V			0.55	
		V _{IL} = 0.8 V	3 V			0.55	
	I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6	
I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8		
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	5.5			pF
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	8			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration	LE low		3.3	3.3	3.3		ns
		CLK high or low		3.3	3.3	3.3		
t _{su}	Setup time	Data before CLK↑		1.4	1.7	1.5		ns
		Data before LE↑	CLK high	1.2	1.6	1.3		
			CLK low	1.4	1.5	1.2		
t _h	Hold time	Data after CLK↑		0.9	0.8	0.9		ns
		Data after LE↑	CLK high or low	1.2	1.1	1.1		



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-131

SN74ALVCH162334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES120D – JULY 1997 – REVISED JANUARY 1998

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1	3.9	4.5	1.1	3.9	ns	
	\overline{LE}		1	5	6	1.3	5		
	CLK		1	4.9	5.4	1	4.9		
t _{en}	\overline{OE}	Y	1	5.4	6.4	1.1	5.4	ns	
t _{dis}	\overline{OE}	Y	1	5	5.1	1.7	5	ns	

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	32	37	pF
	Outputs enabled		7	11.5	
	Outputs disabled				



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PHL}	GND




- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74ALVCH162334
16-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
 SCES120D – JULY 1997 – REVISED JANUARY 1998

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16344

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description


The SN74ALVCH16344 is a 1-bit to 4-bit address driver used in applications in which four separate memory locations must be addressed by a single address.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16344 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OUTPUT
\overline{OE}	A	B_n
L	H	H
L	L	L
H	H	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES054E - SEPTEMBER 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16344

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_i : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_i < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_i	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
t_r/t_f	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V	0.2			V
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V	0.4			
		V _{IL} = 0.7 V	2.3 V	0.7			
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V	0.4			
			3 V	0.55			
I _{OL} = 24 mA	V _{IL} = 0.8 V	3 V	0.55				
I _I	V _I = V _{CC} or GND		3.6 V	±5			μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡			3.6 V	±500		
I _{OZ}	V _O = V _{CC} or GND		3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	2.5			pF
	Data inputs			3.5			
C _o	V _O = V _{CC} or GND		3.3 V	4			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	B	1	4.6	4.6	1.4	4	ns	
t _{en}	\overline{OE}	B	1	6.2	6.2	1.2	5.1	ns	
t _{dis}	\overline{OE}	B	1	5.1	4.4	1.2	4	ns	
t _{sk(o)} §							0.35	ns	
t _{sk(o)} ¶							0.5	ns	

§ Skew between outputs of same bank and same package (same transition). This parameter is warranted but not production tested.

¶ Skew between outputs of all banks and same package (A1 through A8 tied together). This parameter is warranted but not production tested.



SN74ALVCH16344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$	$V_{CC} = 3.3\text{ V}$	UNIT
			$\pm 0.2\text{ V}$	$\pm 0.3\text{ V}$	
			TYP	TYP	
C_{pd} Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}$ $f = 10\text{ MHz}$	68	84	pF
	Outputs disabled		11	14	




SN74ALVCH16344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16344

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES054E – SEPTEMBER 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCH162344

1-BIT TO 4-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES085D – AUGUST 1996 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DGG), Thin Shrink Small-Outline (DL), and Thin Very Small-Outline (DGV) Packages

DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

The SN74ALVCH162344 is a 1-bit to 4-bit address driver used in applications in which four separate memory locations must be addressed by a single address.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH162344 is characterized for operation from -40°C to 85°C.

A-TO-B FUNCTION TABLE

INPUTS		OUTPUT
\overline{OE}	A	B _n
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES085D - AUGUST 1996 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS
 SCES085D – AUGUST 1996 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–6	mA
		$V_{CC} = 2.7$ V	–8	
		$V_{CC} = 3$ V	–12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta V/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS
 SCES085D - AUGUST 1996 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA, V _{IH} = 1.7 V		2.3 V	1.9			
	I _{OH} = -6 mA		V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	3 V	2.4		
	I _{OH} = -8 mA, V _{IH} = 2 V		2.7 V	2			
	I _{OH} = -12 mA, V _{IH} = 2 V		3 V	2			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 6 mA		V _{IL} = 0.7 V	2.3 V		0.55	
			V _{IL} = 0.8 V	3 V		0.55	
	I _{OL} = 8 mA, V _{IL} = 0.8 V		2.7 V			0.6	
	I _{OL} = 12 mA, V _{IL} = 0.8 V		3 V			0.8	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡			3.6 V	±500		
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	2.5			pF
	Data inputs			3.5			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	4			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	B	1	4.9	5.1	1.4	4.4	ns	
t _{en}	OE	B	1	6.4	6.6	1.2	5.7	ns	
t _{dis}	OE	B	1	5.4	4.7	1.2	4.5	ns	
t _{sk(o)} §							0.35	ns	
t _{sk(o)} ¶							0.5	ns	

§ Skew between outputs of the same bank and same package (same transition). This parameter is warranted but not production tested.

¶ Skew between outputs of all banks of same package (A1-A8 tied together). This parameter is warranted but not production tested.



SN74ALVCH162344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS
SCES085D – AUGUST 1996 – REVISED OCTOBER 1997

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd} Power dissipation capacitance	Outputs enabled	$C_L = 0.$ $f = 10\text{ MHz}$	68	82	pF
	Outputs disabled		12	14	




SN74ALVCH162344
1-BIT TO 4-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES085D – AUGUST 1996 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dIS} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit transparent D-type latch is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16373 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

\overline{OE}	1	48	1LE
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
V_{CC}	7	42	V_{CC}
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V_{CC}	18	31	V_{CC}
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
\overline{OE}	24	25	2LE



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-151

SN74ALVCH16373


16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020B - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE
(each 8-bit section)



INPUTS			OUTPUT Q
\overline{OE}	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16373

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA	V _{IH} = 1.7 V	2.3 V to 3.6 V	V _{CC} -0.2			V
			2.3 V	2			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			2.7 V	2.2			
	I _{OH} = -12 mA	V _{IH} = 2 V	3 V	2.4			
I _{OH} = -24 mA	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 µA	V _{IL} = 0.7 V	2.3 V to 3.6 V			0.2	V
			2.3 V			0.4	
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V			0.7	
			2.7 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	3 V			0.55	
I _{OL} = 24 mA	V _{IL} = 0.8 V	3 V					
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V		3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3			pF
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1		1		1.1		ns
t _h	Hold time, data after LE↓	1.5		1.7		1.4		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	1	4.5	4.3	1.1	3.6	ns	
	LE		1	4.9	4.6	1	3.9		
t _{en}	OE	Q	1	6	5.7	1	4.7	ns	
t _{dis}	OE	Q	1.2	5.1	4.5	1.4	4.1	ns	



SN74ALVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	19	22	pF
	Outputs enabled		4	5	
	Outputs disabled				




SN74ALVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16373
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES020B – JULY 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**




**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels at the data (D) inputs. \overline{OE} can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.


\overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16374 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16374


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021C - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT Q
\overline{OE}	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021C – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES021C – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			+5	µA
I _I (hold)	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3			pF
	Data inputs			6			
C _O	Outputs	V _O = V _{CC} or GND	3.3 V	7			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25 °C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.1		2.2		1.9		ns
t _h	Hold time, data after CLK↑	0.6		0.5		0.5		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES021C – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	5.3		4.9	1	4.2	ns
t _{en}	$\overline{\text{OE}}$	Q	1	6.2		5.9	1	4.8	ns
t _{dis}	$\overline{\text{OE}}$	Q	1	5.3		4.7	1.2	4.3	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP		
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	31	30	pF
		Outputs disabled				



SN74ALVCH16374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS





SCES021C - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16374 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES021C - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - F. t_{pZL} and t_{pZH} are the same as t_{en} .
 - G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162374

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES092A – AUGUST 1997 – REVISED AUGUST 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pull-down Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OE}$	1	48	1CLK
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
V _{CC}	7	42	V _{CC}
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V _{CC}	18	31	V _{CC}
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2OE	24	25	2CLK

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

The output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162374 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-167


SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES092A - AUGUST 1997 - REVISED AUGUST 1997

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT Q
\overline{OE}	CLK	D	
L	↑	H	H
L	↑	L	L
L	H or L	X	Q ₀
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES092A – AUGUST 1997 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to V_{CC} + 0.5 V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–6	mA
		$V_{CC} = 2.7$ V	–8	
		$V_{CC} = 3$ V	–12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES092A – AUGUST 1997 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V	0.2			V
	I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V	0.4			
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V	0.55			
		V _{IL} = 0.8 V	3 V	0.55			
	I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V	0.6			
I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V	0.8				
I _I	V _I = V _{CC} or GND		3.6 V	±5			μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
V _I = 0 to 3.6 V‡		3.6 V	±500				
I _{OZ}	V _O = V _{CC} or GND		3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V	3			pF
	Data inputs			6			
C _O	Outputs	V _O = V _{CC} or GND	3.3 V	7			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2.1		2.2		1.9		ns
t _h	Hold time, data after CLK↑	0.6		0.5		0.5		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES092A – AUGUST 1997 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	5.4	5.4		1	4.6	ns
t _{en}	\overline{OE}	Q	1	6.5	6.4		1	5.2	ns
t _{dis}	\overline{OE}	Q	1	5.6	5		1.2	4.5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP		
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0, f = 10 MHz	28	31	pF
		Outputs disabled		10	11	




SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES092A – AUGUST 1997 – REVISED AUGUST 1997



PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHZ}	GND





**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH162374
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS


SCES092A – AUGUST 1997 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.7 V AND 3.3 V ± 0.3 V




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dL} .
 F. t_{PZL} and t_{PZH} are the same as t_{dH} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16409

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus+™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **UBE™** (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 9-bit, 4-port universal bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

The data-flow control logic is designed to allow glitch-free data transmission.

When preset (\overline{PRE}) transitions high, the outputs are disabled immediately without waiting for a clock pulse. To leave the high-impedance state, both \overline{PRE} and \overline{SELEN} must be low and a clock pulse must be applied.

To ensure the high-impedance state during power up or power down, \overline{PRE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16409 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

\overline{PRE}	1	56	CLK
SEL0	2	55	\overline{SELEN}
1A1	3	54	1B1
GND	4	53	GND
1A2	5	52	1B2
1A3	6	51	1B3
V_{CC}	7	50	V_{CC}
1A4	8	49	1B4
1A5	9	48	1B5
1A6	10	47	1B6
GND	11	46	GND
1A7	12	45	1B7
1A8	13	44	1B8
1A9	14	43	1B9
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2A9	26	31	2B9
SEL1	27	30	SEL4
SEL2	28	29	SEL3



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBE, and Widebus+ are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES022C - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE

INPUTS		OUTPUT
CLK	SEND PORT	RECEIVE PORT
X	X	B ₀ †
X	L	L
X	H	H
↑	L	L
↑	H	H
H	X	B ₀ †
L	X	B ₀ †

† Output level before the indicated steady-state input conditions were established

DATA-FLOW CONTROL

PRE	SELEN	CLK	INPUTS						DATA FLOW
			SEL0	SEL1	SEL2	SEL3	SEL4		
H	X	X	X	X	X	X	X	X	All outputs disabled
L	H	↑	X	X	X	X	X	X	No change
L	L	↑	0	0	0	0	0	0	None, all I/Os off
L	L	↑	0	0	0	0	0	1	Not used
L	L	↑	0	0	0	1	0	0	Not used
L	L	↑	0	0	0	1	1	0	Not used
L	L	↑	0	0	1	0	0	0	Not used
L	L	↑	0	0	1	0	1	0	Not used
L	L	↑	0	1	0	0	0	0	2A to 1A and 1B to 2B
L	L	↑	0	1	0	0	0	1	2A to 1A
L	L	↑	0	1	0	1	0	0	2B to 1B
L	L	↑	0	1	0	1	1	0	2A to 1A and 2B to 1B
L	L	↑	0	1	1	0	0	0	1A to 2A and 1B to 2B
L	L	↑	0	1	1	0	1	0	1A to 2A
L	L	↑	0	1	1	1	0	0	1B to 2B
L	L	↑	0	1	1	1	1	0	1A to 2A and 2B to 1B
L	L	↑	1	0	0	0	0	0	1A to 1B and 2B to 2A
L	L	↑	1	0	0	0	1	0	1A to 1B
L	L	↑	1	0	0	1	0	0	2A to 2B
L	L	↑	1	0	0	1	1	0	1A to 1B and 2A to 2B
L	L	↑	1	0	1	0	0	0	1B to 1A and 2A to 2B
L	L	↑	1	0	1	0	1	0	1B to 1A
L	L	↑	1	0	1	1	0	0	2B to 2A
L	L	↑	1	0	1	1	1	0	1B to 1A and 2B to 2A
L	L	↑	1	1	0	0	0	0	2B to 1A and 2A to 1B
L	L	↑	1	1	0	0	1	0	1B to 2A
L	L	↑	1	1	0	1	0	0	2B to 1A
L	L	↑	1	1	0	1	1	0	2B to 1A and 1B to 2A
L	L	↑	1	1	1	0	0	0	1A to 2B and 1B to 2A
L	L	↑	1	1	1	0	1	0	1A to 2B
L	L	↑	1	1	1	1	0	0	2A to 1B
L	L	↑	1	1	1	1	1	0	1A to 2B and 2A to 1B




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16409

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022C - JULY 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCH16409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES022C – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2	V
		V _{CC} = 2.3 V to 2.7 V	1.7	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V	0.8	V
		V _{CC} = 2.3 V to 2.7 V	0.7	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2		
		V _{IH} = 1.7 V	2.3 V	1.7		
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2		
			3 V	2.4		
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2			
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V		0.4	
		V _{IL} = 0.7 V	2.3 V		0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4	
3 V				0.55		
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V	2.3 V		45		μA
	V _I = 1.7 V	2.3 V		-45		
	V _I = 0.8 V	3 V		75		
	V _I = 2 V	3 V		-75		
	V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND			4	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND			8	pF

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH16409

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022C – JULY 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{clock}	Clock frequency	0	120	0	120	0	120	MHz
t _w	Pulse duration, CLK high or low	4.2		4.2		3		ns
t _{su}	Setup time	A or B before CLK↑		1.9		1.4		ns
		SEL before CLK↑		5.1		4.2		
		SELEN before CLK↑		2.5		2.5		
		PRE before CLK↑		1		1		
t _h	Hold time	A or B after CLK↑		0.8		0.8		ns
		SEL after CLK↑		0		0		
		SELEN after CLK↑		0.5		0.5		
						0.8		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			120		120		120		MHz
t _{pd}	CLK	A or B	1.5	6	5.7		1.5	5.1	ns
t _{en}	CLK	A or B	2.4	6.9	6.3		2	5.7	ns
t _{dis}	CLK	A or B	2.3	7.1	6		2	5.7	ns
	PRE		2.8	7.5	6.5		2.5	6.1	

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	60	60	pF
	Outputs disabled		60	60	



SN74ALVCH16409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES022C - JULY 1995 - REVISED SEPTEMBER 1997

timing diagram




SN74ALVCH16409

9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES022C – JULY 1995 – REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	2 \times V_{CC}
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16409
9-BIT, 4-STATE UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES022C – JULY 1995 – REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162409 9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus*[™] Family
- *EPIC*[™] (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- *UBE*[™] (Universal Bus Exchanger) Allows Synchronous Data Exchange
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{\text{PRE}}$	1	56	CLK
SEL0	2	55	SELEN
1A1	3	54	1B1
GND	4	53	GND
1A2	5	52	1B2
1A3	6	51	1B3
V _{CC}	7	50	V _{CC}
1A4	8	49	1B4
1A5	9	48	1B5
1A6	10	47	1B6
GND	11	46	GND
1A7	12	45	1B7
1A8	13	44	1B8
1A9	14	43	1B9
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V _{CC}	22	35	V _{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2A9	26	31	2B9
SEL1	27	30	SEL4
SEL2	28	29	SEL3

description

This 9-bit, 4-port universal bus exchanger is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCHR162409 allows synchronous data exchange between four different buses. Data flow is controlled by the select (SEL0–SEL4) inputs. A data-flow state is stored on the rising edge of the clock (CLK) input if the select-enable (SELEN) input is low. Once a data-flow state has been established, data is stored in the flip-flop on the rising edge of CLK if SELEN is high.

The data-flow control logic is designed to allow glitch-free data transmission.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

When preset ($\overline{\text{PRE}}$) transitions high, the outputs are disabled immediately without waiting for a clock pulse. To leave the high-impedance state, both $\overline{\text{PRE}}$ and SELEN must be low and a clock pulse must be applied.

To ensure the high-impedance state during power up or power down, $\overline{\text{PRE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCHR162409 is characterized for operation from –40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBE, and Widebus+ are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997

FUNCTION TABLE

INPUTS		OUTPUT
CLK	SEND PORT	RECEIVE PORT
X	X	B ₀ [†]
X	L	L
X	H	H
↑	L	L
↑	H	H
H	X	B ₀ [†]
L	X	B ₀ [†]

[†] Output level before the indicated steady-state input conditions were established

DATA-FLOW CONTROL

INPUTS								DATA FLOW
PRE	SELEN	CLK	SEL0	SEL1	SEL2	SEL3	SEL4	
H	X	X	X	X	X	X	X	All outputs disabled
L	H	↑	X	X	X	X	X	No change
L	L	↑	0	0	0	0	0	None, all I/Os off
L	L	↑	0	0	0	0	1	Not used
L	L	↑	0	0	0	1	0	Not used
L	L	↑	0	0	0	1	1	Not used
L	L	↑	0	0	1	0	0	Not used
L	L	↑	0	0	1	0	1	Not used
L	L	↑	0	0	1	1	0	Not used
L	L	↑	0	0	1	1	1	Not used
L	L	↑	0	1	0	0	0	2A to 1A and 1B to 2B
L	L	↑	0	1	0	0	1	2A to 1A
L	L	↑	0	1	0	1	0	2B to 1B
L	L	↑	0	1	0	1	1	2A to 1A and 2B to 1B
L	L	↑	0	1	1	0	0	1A to 2A and 1B to 2B
L	L	↑	0	1	1	0	1	1A to 2A
L	L	↑	0	1	1	1	0	1B to 2B
L	L	↑	0	1	1	1	1	1A to 2A and 2B to 1B
L	L	↑	1	0	0	0	0	1A to 1B and 2B to 2A
L	L	↑	1	0	0	0	1	1A to 1B
L	L	↑	1	0	0	1	0	2A to 2B
L	L	↑	1	0	0	1	1	1A to 1B and 2A to 2B
L	L	↑	1	0	1	0	0	1B to 1A and 2A to 2B
L	L	↑	1	0	1	0	1	1B to 1A
L	L	↑	1	0	1	1	0	2B to 2A
L	L	↑	1	0	1	1	1	1B to 1A and 2B to 2A
L	L	↑	1	1	0	0	0	2B to 1A and 2A to 1B
L	L	↑	1	1	0	0	1	1B to 2A
L	L	↑	1	1	0	1	0	2B to 1A
L	L	↑	1	1	0	1	1	2B to 1A and 1B to 2A
L	L	↑	1	1	1	0	0	1A to 2B and 1B to 2A
L	L	↑	1	1	1	0	1	1A to 2B
L	L	↑	1	1	1	1	0	2A to 1B
L	L	↑	1	1	1	1	1	1A to 2B and 2A to 1B




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C - SEPTEMBER 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	-50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3 \text{ V}$	-6	mA
		$V_{CC} = 2.7 \text{ V}$	-8	
		$V_{CC} = 3 \text{ V}$	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3 \text{ V}$	6	mA
		$V_{CC} = 2.7 \text{ V}$	8	
		$V_{CC} = 3 \text{ V}$	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9			
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -8 mA,	V _{IH} = 2 V	2.7 V	2			
		I _{OH} = -12 mA,	V _{IH} = 2 V	3 V	2			
V _{OL}		I _{OL} = 100 μA,		2.3 V to 3.6 V			0.2	V
		I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V			0.55	
			V _{IL} = 0.8 V	3 V			0.55	
		I _{OL} = 8 mA,	V _{IL} = 0.8 V	2.7 V			0.6	
		I _{OL} = 12 mA,	V _{IL} = 0.8 V	3 V			0.8	
I _I		V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)		V _I = 0.7 V		2.3 V		45		μA
		V _I = 1.7 V		2.3 V		-45		
		V _I = 0.8 V		3 V		75		
		V _I = 2 V		3 V		-75		
		V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §		V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V		4		pF
C _{io}	A or B ports	V _O = V _{CC} or GND		3.3 V		8		pF

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	120	0	120	0	120	MHz
t _w	Pulse duration, CLK high or low	4.2		4.2		3		ns
t _{su}	Setup time	A or B before CLK↑	1.9	1.9	1.4			ns
		SEL before CLK↑	5.1	4.2	3.5			
		SELEN before CLK↑	2.5	2.5	1.8			
		PRE before CLK↑	1	1	0.7			
t _h	Hold time	A or B after CLK↑	0.8	0.8	1		ns	
		SEL after CLK↑	0	0	0			
		SELEN after CLK↑	0.5	0.5	0.8			



SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			120		120		120		MHz
t _{pd}	CLK	A or B	1.5	6.9		7	1.5	6.2	ns
t _{en}	CLK	A or B	2.4	7.8		7.6	2	6.8	ns
t _{dis}	CLK	A or B	2.3	7.1		6.4	2	6.1	ns
	PRE		2.8	7.7		7	2.5	6.4	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled Outputs disabled	60 60	60 60	pF

timing diagram




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS

SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	2 $\times V_{CC}$
t_{PHZ}/t_{PHZ}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCHR162409
9-BIT, 4-PORT UNIVERSAL BUS EXCHANGER
WITH 3-STATE OUTPUTS


SCES056C – SEPTEMBER 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16500

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES023E – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . Output-enable \overline{OEAB} is active high. When \overline{OEAB} is high, the B-port outputs are active. When \overline{OEAB} is low, the B-port outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , \overline{LEBA} , and \overline{CLKBA} . The output enables are complementary (\overline{OEAB} is active high, and \overline{OEBA} is active low).

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and \overline{OEAB} should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16500 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	\overline{CLKAB}
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	\overline{CLKBA}
LEBA	28	29	GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16500

18-BIT UNIVERSAL BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCES023E – JULY 1995 – REVISED SEPTEMBER 1997


FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	O	L	L
H	L	↓	H	H
H	L	L or H	X	B ₀ ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established

logic symbols§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES023E - JULY 1995 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.



SN74ALVCH16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES023E - JULY 1995 - REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-12	mA
		$V_{CC} = 2.7\text{ V}$	-12	
		$V_{CC} = 3\text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	12	mA
		$V_{CC} = 2.7\text{ V}$	12	
		$V_{CC} = 3\text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT	
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	2.3 V to 3.6 V	$V_{CC}-0.2$			V	
	$I_{OH} = -6\text{ mA}$, $V_{IH} = 1.7\text{ V}$	2.3 V	2				
	$I_{OH} = -12\text{ mA}$	$V_{IH} = 1.7\text{ V}$	2.3 V	1.7			
		$V_{IH} = 2\text{ V}$	2.7 V	2.2			
			3 V	2.4			
	$I_{OH} = -24\text{ mA}$, $V_{IH} = 2\text{ V}$	3 V	2				
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	2.3 V to 3.6 V			0.2	V	
	$I_{OL} = 6\text{ mA}$, $V_{IL} = 0.7\text{ V}$	2.3 V			0.4		
	$I_{OL} = 12\text{ mA}$	$V_{IL} = 0.7\text{ V}$	2.3 V				0.7
		$V_{IL} = 0.8\text{ V}$	2.7 V				0.4
	$I_{OL} = 24\text{ mA}$, $V_{IL} = 0.8\text{ V}$	3 V			0.55		
I_I	$V_I = V_{CC}$ or GND	3.6 V			± 5	μA	
$I_I(\text{hold})$	$V_I = 0.7\text{ V}$	2.3 V	45			μA	
	$V_I = 1.7\text{ V}$		-45				
	$V_I = 0.8\text{ V}$	3 V	75				
	$V_I = 2\text{ V}$		-75				
	$V_I = 0$ to 3.6 V^\ddagger		3.6 V		± 500		
I_{OZ}^\S	$V_O = V_{CC}$ or GND	3.6 V			± 10	μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μA	
ΔI_{CC}	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
C_I	Control inputs $V_I = V_{CC}$ or GND	3.3 V		4		pF	
C_{IO}	A or B ports $V_O = V_{CC}$ or GND	3.3 V		8		pF	

† Typical values are measured at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES023E – JULY 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
f_{clock}	Clock frequency		0	150	0	150	0	150	MHz	
t_w	Pulse duration	LE high	3.3		3.3		3.3		ns	
		CLK high or low	3.3		3.3		3.3			
t_{su}	Setup time	Data before CLK↓	1.7		1.4		1.3		ns	
		Data before LE↓	CLK high	1.1		1		1		
			CLK low	1.9		1.6		1.4		
t_h	Hold time	Data after CLK↓	1.7		1.6		1.3		ns	
		Data after LE↓	CLK high	2		1.8		1.5		
			CLK low	1.6		1.5		1.2		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{max}			150		150		150		MHz
t_{pd}	A or B	B or A	1 5.1		4.7		1 3.9		ns
	LEAB or LEBA	A or B	1 5.9		5.5		1 4.7		
	CLKAB or CLKBA		1 6.6		6.6		1.1 5.5		
t_{en}	OEAB	B	1 5.7		5.4		1 4.6		ns
t_{dis}	OEAB	B	1 6.1		5.7		1.5 5		ns
t_{en}	OEBA	A	1 6.2		6.2		1 5.2		ns
t_{dis}	OEBA	A	1 5.4		4.6		1 4.3		ns

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER			TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
				TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	40	51	pF
		Outputs disabled		6	6	



SN74ALVCH16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES023E - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16500
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES023E – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16501

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES024B – JULY 1995 – REVISED AUGUST 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A data is stored in the latch/flip-flop on the low-to-high transition of \overline{CLKAB} . When \overline{OEAB} is high, the outputs are active. When \overline{OEAB} is low, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , \overline{LEBA} , and \overline{CLKBA} . The output enables are complementary (\overline{OEAB} is active high and \overline{OEBA} is active low).

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and \overline{OEAB} should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16501 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

OEAB	1	56	GND
LEAB	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V _{CC}	7	50	V _{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V _{CC}	22	35	V _{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	CLKBA
LEBA	28	29	GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES024B – JULY 1995 – REVISED AUGUST 1997

FUNCTION TABLE†				OUTPUT B
INPUTS			A	
OEAB	LEAB	CLKAB	A	
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	L or H	X	B ₀ ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB is high before LEAB goes low.

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES024B – JULY 1995 – REVISED AUGUST 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES024B – JULY 1995 – REVISED AUGUST 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		2.3 V	1.7			
	I _{OH} = -12 mA, V _{IH} = 2 V	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.4			
		2.3 V	0.7			
	I _{OL} = 12 mA, V _{IL} = 0.8 V	2.7 V	0.4			
3 V		0.55				
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _I (hold)	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V		-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _I	Control inputs, V _I = V _{CC} or GND	3.3 V	4		pF	
C _{IO}	A or B ports, V _O = V _{CC} or GND	3.3 V	8		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES024B – JULY 1995 – REVISED AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz	
t _w	Pulse duration	LE high		3.3		3.3		ns	
		CLK high or low		3.3		3.3			
t _{su}	Setup time	Data before CLK↑		2.2		2.1		ns	
		Data before LE↓	CLK high		1.9		1.6		
			CLK low		1.3		1.1		
t _h	Hold time	Data after CLK↑		0.6		0.6		ns	
		Data after LE↓	CLK high or low		1.4		1.7		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A or B	B or A	1 4.8		4.5		1 3.9		ns
	LE	A or B	1.1 5.7		5.3		1.3 4.6		
	CLK		1.2 6.1		5.6		1.4 4.9		
t _{en}	OEAB	B	1 5.8		5.3		1 4.6		ns
t _{dis}	OEAB	B	1.5 6.2		5.7		1.4 5		ns
t _{en}	OEBA	A	1.3 6.3		6		1.1 5		ns
t _{dis}	OEBA	A	1.3 5.3		4.6		1.3 4.2		ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	44	54	pF
	Outputs disabled		6	6	




SN74ALVCH16501
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES024B – JULY 1995 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**




**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16524

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080A - JULY 1996 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}) and clock-enable ($\overline{CLKENBA}$) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (SEL) input.

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate $\overline{CLKENBA}$ input is low. The B-to-A data transfer is synchronized with CLK.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16524 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

GND	1	56	GND
\overline{OEAB}	2	55	SEL
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	CLK
$\overline{CLKENBA}$	28	29	GND



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16524

18-BIT REGISTERED BUS TRANSCEIVER

WITH 3-STATE OUTPUTS

SCES080A - JULY 1996 - REVISED SEPTEMBER 1997


FUNCTION TABLE
B-TO-A STORAGE (OEBA = L)

INPUTS				OUTPUT A
CLKENBA	CLK	SEL	B	
H	X	X	X	A ₀ [†]
L	↑	H	L	L
L	↑	H	H	H
L	↑	L	L	L [‡]
L	↑	L	H	H [‡]

[†] Output level before the indicated steady-state input conditions were established

[‡] Four positive CLK edges are needed to propagate data from B to A when SEL is low.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16524

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080A – JULY 1996 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2	V
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	0.8	V
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16524
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES080A – JULY 1996 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _{hold}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			3	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			7	pF

† All typical values are at V_{CC} = 3.3, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	120	0	125	0	150	MHz
t _w	Pulse duration, CLK high or low	3.2		3.2		3		ns
t _{su}	Setup time	B data before CLK↑		1.5	1.2	1.1		ns
		SEL before CLK↑		2.7	2.4	2.1		
		CLKENBA before CLK↑		2.7	2.6	2		
t _h	Hold time	B data after CLK↑		1	0.6	1.2		ns
		SEL after CLK↑		0.5	0.2	0.8		
		CLKENBA after CLK↑		0.1	0.1	0.3		



SN74ALVCH16524
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES080A – JULY 1996 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			120		125		150		MHz
t _{pd}	A	B	1	3.9		3.8	1	3.2	ns
	CLK	A	1	6.1		6.2	1	5.2	
t _{en}	\overline{OEAB} or \overline{OEBA}	A or B	1	6.1		6.1	1	5.1	ns
t _{dis}	\overline{OEAB} or \overline{OEBA}	A or B	1	6.3		5.4	1	4.9	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT	
			TYP	TYP		
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	160	160	pF
		Outputs disabled		160	160	




SN74ALVCH16524
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS



SCES080A – JULY 1996 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16524

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES080A – JULY 1996 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}) and clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (\overline{SEL}) input.

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate \overline{CLKEN} inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16525 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{CLKENAB}$	1	56	\overline{SEL}
\overline{OEAB}	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	CLK1BA
$\overline{CLKENBA}$	28	29	CLK2BA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES059B - NOVEMBER 1995 - REVISED SEPTEMBER 1997

Function Tables

A-TO-B STORAGE ($\overline{OEAB} = L$)

INPUTS			OUTPUT
CLKENAB	CLKAB	A	B
H	X	X	B ₀ [†]
L	↑	L	L
L	↑	H	H

[†] Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OEBA} = L$)

INPUTS					OUTPUT
CLKENB \overline{A}	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	A ₀ [†]
L	↑	X	H	L	L
L	↑	X	H	H	H
L	↑	↑	L	L	L [‡]
L	↑	↑	L	H	H [‡]


[†] Output level before the indicated steady-state input conditions were established

[‡] Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.

SN74ALVCH16525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16525

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta V$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2				
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2.4				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.4		
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V				0.7
		V _{IL} = 0.8 V	2.7 V				0.4
	I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V			0.55		
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA	
I _{hold}	V _I = 0.7 V	2.3 V	45			μA	
	V _I = 1.7 V		-45				
	V _I = 0.8 V	3 V	75				
	V _I = 2 V		-75				
	V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{OZ} §	V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs V _I = V _{CC} or GND	3.3 V	3			pF	
C _o	A or B ports V _O = V _{CC} or GND	3.3 V	7			pF	

† All typical values are at V_{CC} = 3.3, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input-leakage current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f_{clock}	Clock frequency	0	120	0	125	0	150	MHz	
t_w	Pulse duration, CLK high or low	3.2		3.2		3		ns	
t_{su}	Setup time	A data before CLKAB \uparrow	1.3		1.3		1.3		ns
		B data before CLK2BA \uparrow	2.1		1.8		1.7		
		B data before CLK1BA \uparrow	1.3		1.2		1.1		
		SEL before CLK2BA \uparrow	3.3		3.3		3.3		
		CLKENAB before CLKAB \uparrow	2.1		1.9		1.6		
		CLKENBA before CLK1BA \uparrow	2.7		2.5		2.1		
t_h	Hold time	A data after CLKAB \uparrow	0.7		0.4		0.9		ns
		B data after CLK2BA \uparrow	0.4		0		0.6		
		B data after CLK1BA \uparrow	0.8		0.4		1		
		SEL after CLK2BA \uparrow	0		0		0.1		
		CLKENAB after CLKAB \uparrow	0.1		0.3		0.3		
		CLKENBA after CLK1BA \uparrow	0		0		0.1		
		CLKENBA after CLK2BA \uparrow	0		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}			120		125		150		MHz
t_{pd}	CLKAB or CLK2BA	A or B	1	4.5	4.4		1	4.2	ns
t_{en}	$\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$	A or B	1	6.1	6.1		1	5.1	ns
t_{dis}	$\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$	A or B	1	6.3	5.4		1	4.9	ns

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	160	160
		Outputs disabled			








SN74ALVCH16525 18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 V \pm 0.2 V$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES059B – NOVEMBER 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162525

18-BIT REGISTERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES058C – NOVEMBER 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- B-Port Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Option Includes Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}) and clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For the A-to-B data flow, the data flows through a single register. The B-to-A data can flow through a four-stage pipeline register path, or through a single register path, depending on the state of the select (\overline{SEL}) input.

Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input, provided that the appropriate \overline{CLKEN} inputs are low. The A-to-B data transfer is synchronized to the CLKAB input, and B-to-A data transfer is synchronized with the CLK1BA and CLK2BA inputs.

The B outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162525 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE
(TOP VIEW)

CLKENAB	1	56	SEL
\overline{OEAB}	2	55	CLKAB
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
$\overline{A16}$	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	CLK1BA
CLKENBA	28	29	CLK2BA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C - NOVEMBER 1995 - REVISED OCTOBER 1997

Function Tables

A-TO-B STORAGE ($\overline{OEAB} = L$)

INPUTS			OUTPUT
CLKENAB	CLKAB	A	B
H	X	X	B_0^\dagger
L	\uparrow	L	L
L	\uparrow	H	H

\dagger Output level before the indicated steady-state input conditions were established

B-TO-A STORAGE ($\overline{OEBA} = L$)

INPUTS					OUTPUT
CLKENBA	CLK2BA	CLK1BA	SEL	B	A
H	X	X	X	X	A_0^\dagger
L	\uparrow	X	H	L	L
L	\uparrow	X	H	H	H
L	\uparrow	\uparrow	L	L	L^\ddagger
L	\uparrow	\uparrow	L	H	H^\ddagger

\dagger Output level before the indicated steady-state input conditions were established

\ddagger Three CLK1BA edges and one CLK2BA edge are needed to propagate data from B to A when SEL is low.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C - NOVEMBER 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C – NOVEMBER 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current (A port)	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current (A port)	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
I_{OH}	High-level output current (B port)	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
I_{OL}	Low-level output current (B port)	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	12	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C – NOVEMBER 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	A port	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4				
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2				
	B port	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			
		I _{OH} = -4 mA,	V _{IH} = 1.7 V	2.3 V	1.9			
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	3 V	2.4			
I _{OH} = -8 mA, V _{IH} = 2 V		2.7 V	2					
I _{OH} = -12 mA, V _{IH} = 2 V		3 V	2					
V _{OL}	A port	I _{OL} = 100 µA		2.3 V to 3.6 V	0.2			V
		I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V	0.4			
		I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V	0.7			
			V _{IL} = 0.8 V	2.7 V	0.4			
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V	0.55				
	B port	I _{OL} = 100 µA		2.3 V to 3.6 V	0.2			
		I _{OL} = 4 mA,	V _{IL} = 0.7 V	2.3 V	0.4			
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V	0.55			
			V _{IL} = 0.8 V	3 V	0.55			
		I _{OL} = 8 mA, V _{IL} = 0.8 V		2.7 V	0.6			
		I _{OL} = 12 mA, V _{IL} = 0.8 V		3 V	0.8			
		I _I	V _I = V _{CC} or GND		3.6 V	±5		
I _I (hold)		V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V		-45					
	V _I = 0.8 V		3 V	75				
	V _I = 2 V			-75				
	V _I = 0 to 3.6 V‡			±500				
I _{OZ} §	V _O = V _{CC} or GND		3.6 V	±10			µA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			µA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			µA	
C _I	Control inputs	V _I = V _{CC} or GND		3.3 V	3			pF
C _O	A or B ports	V _O = V _{CC} or GND		3.3 V	7			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C – NOVEMBER 1995 – REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	120	0	125	0	150	MHz
t _w	Pulse duration, CLK high or low	3.2		3.2		3		ns
t _{su}	Setup time	A data before CLKAB↑	1.3	1.3	1.3			ns
		B data before CLK2BA↑	2.1	1.8	1.7			
		B data before CLK1BA↑	1.3	1.2	1.1			
		SEL before CLK2BA↑	3.3	3.3	3.3			
		CLKENAB before CLKAB↑	2.1	1.9	1.6			
		CLKENBA before CLK1BA↑	2.7	2.5	2.1			
t _h	Hold time	CLKENBA before CLK2BA↑	2.7	2.5	2.2		ns	
		A data after CLKAB↑	0.7	0.4	0.9			
		B data after CLK2BA↑	0.4	0	0.6			
		B data after CLK1BA↑	0.8	0.4	1			
		SEL after CLK2BA↑	0	0	0.1			
		CLKENAB after CLKAB↑	0.1	0.3	0.3			
CLKENBA after CLK1BA↑	0	0	0.1					
CLKENBA after CLK2BA↑	0	0	0					

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			120		125		150		MHz
t _{pd}	CLKAB	B	1	5.5	5.4	1	4.7	ns	
	CLK2BA	A	1	4.5	4.4	1	4.2		
t _{en}	OEBA	A	1	6.1	6.1	1	5.1	ns	
	OEAB	B	1	6.7	6.8	1	5.7		
t _{dis}	OEBA	A	1	6.3	5.4	1	4.9	ns	
	OEAB	B	1	6.3	5.4	1	4.9		

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	160	160	pF	
	Outputs disabled	160		160			




SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS





SCES058C – NOVEMBER 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH162525
18-BIT REGISTERED BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES058C - NOVEMBER 1995 - REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



**TEXAS
 INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16543

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES025C - JULY 1995 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit registered transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16543 can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} .

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16543 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OEAB}$	1	56	$\overline{1OEBA}$
$\overline{1LEAB}$	2	55	$\overline{1LEBA}$
$\overline{1CEAB}$	3	54	$\overline{1CEBA}$
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
$\overline{2CEAB}$	26	31	$\overline{2CEBA}$
$\overline{2LEAB}$	27	30	$\overline{2LEBA}$
$\overline{2OEAB}$	28	29	$\overline{2OEBA}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


3-229

SN74ALVCH16543

16-BIT REGISTERED TRANSCIEVER WITH 3-STATE OUTPUTS

SCES025C - JULY 1995 - REVISED OCTOBER 1997

logic symbol†





† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVCH16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES025C - JULY 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES025C - JULY 1995 - REVISED OCTOBER 1997

FUNCTION TABLE†
 (each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16543

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES025C – JULY 1995 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		2.7 V	1.7			
	I _{OH} = -12 mA, V _{IH} = 2 V	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.4			
		2.7 V	0.7			
	I _{OL} = 12 mA, V _{IL} = 0.8 V	2.7 V	0.4			
		3 V	0.55			
I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V	0.55				
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _{I(hold)}	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V		-45			
	V _I = 0.8 V, V _I = 2 V	3 V	75			
			-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5		pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-233

SN74ALVCH16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES025C – JULY 1995 – REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
t_w	Pulse duration, \overline{LE} or \overline{CE} low	3.3		3.3		3.3		ns	
t_{su}	Setup time	Data before $\overline{LE}\uparrow$ or $\overline{CE}\uparrow$		1.2		1.5		ns	
t_h	Hold time	Data after $\overline{LE}\uparrow$ or $\overline{CE}\uparrow$		1.2		0.8		1.3	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1	5.1	4.8		1	4.3	ns
	\overline{LE}	A or B	6.2	1.1	6.2		1.1	5	
t_{en}	\overline{CE}	A or B	1	7.2	6.9		1	5.6	ns
t_{dis}	\overline{CE}	A or B	1.3	6.1	6.2		1.5	5.1	ns
t_{en}	\overline{OE}	A or B	1	6.8	6.3		1	5.3	ns
t_{dis}	\overline{OE}	A or B	1	5.7	4.8		1.1	4.6	ns

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP	TYP	TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$		54		pF
		Outputs disabled			6		




SN74ALVCH16543
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES025C – JULY 1995 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16600

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030C – JULY 1995 – REVISED NOVEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16600 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A data is stored in the latch/flip-flop on the high-to-low transition of \overline{CLKAB} . Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and $\overline{CLKENBA}$.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16600 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

\overline{OEAB}	1	56	$\overline{CLKENAB}$
\overline{LEAB}	2	55	\overline{CLKAB}
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	\overline{CLKBA}
\overline{LEBA}	28	29	$\overline{CLKENBA}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16600

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES030C - JULY 1995 - REVISED NOVEMBER 1997

FUNCTION TABLE†					
INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↓	L	L
L	L	L	↓	H	H
L	L	L	L or H	X	B ₀ ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



SN74ALVCH16600

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES030C – JULY 1995 – REVISED NOVEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	–0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		1.7
		$V_{CC} = 2.7$ V to 3.6 V		2
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V		0.7
		$V_{CC} = 2.7$ V to 3.6 V		0.8
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V		–12
		$V_{CC} = 2.7$ V		–12
		$V_{CC} = 3$ V		–24
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V		12
		$V_{CC} = 2.7$ V		12
		$V_{CC} = 3$ V		24
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16600
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES030C – JULY 1995 – REVISED NOVEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V	0.2			V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V	0.4			
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V	0.7			
		V _{IL} = 0.8 V	2.7 V	0.4			
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V	0.55			
I _I	V _I = V _{CC} or GND		3.6 V	±5			μA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND		3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration	LE high	3.3	3.3	3.3	3.3	3.3	ns
		CLK high or low	3.3	3.3	3.3	3.3	3.3	
t _{su}	Setup time	Data before CLK↑	1.3	1.3	1.2	1.2	1.2	ns
		Data before LE↓	CLK high	1.2	1.1	1.1	1.1	
			CLK low	1.8	1.5	1.5	1.5	
		CLKEN before CLK↑	0.7	0.7	0.8	0.8	0.8	
t _h	Hold time	Data after CLK↑	1.5	1.8	1.5	1.5	1.5	ns
		Data after LE↓	CLK high	1.6	1.9	1.6	1.6	
			CLK low	1.2	1.6	1.3	1.3	
		CLKEN after CLK↑	1.4	1.7	1.4	1.4	1.4	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16600
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES030C - JULY 1995 - REVISED NOVEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A or B	B or A	1	5.1	4.7		1	4	ns
	LEAB or LEBA	A or B	1	5.9	5.5		1	4.8	
	CLKAB or CLKBA		1	7.3	6.8		1.3	5.7	
t _{en}	OEAB or OEBA	A or B	1	6.5	6.3		1.1	5.2	ns
t _{dis}	OEAB or OEBA	A or B	1	5.1	4.7		1.2	4.4	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	43	56	pF
	Outputs enabled		6	6	
	Outputs disabled				




SN74ALVCH16600
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES030C – JULY 1995 – REVISED NOVEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH1660

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS





SCES030C – JULY 1995 – REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16601

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES027C – JULY 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (\overline{LEAB} and \overline{LEBA}), and clock (\overline{CLKAB} and \overline{CLKBA}) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when \overline{LEAB} is high. When \overline{LEAB} is low, the A data is latched if \overline{CLKAB} is held at a high or low logic level. If \overline{LEAB} is low, the A data is stored in the latch/flip-flop on the low-to-high transition of \overline{CLKAB} . Output enable \overline{OEAB} is active low. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses \overline{OEBA} , \overline{LEBA} , \overline{CLKBA} , and $\overline{CLKENBA}$.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16601 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

\overline{OEAB}	1	56	$\overline{CLKENAB}$
\overline{LEAB}	2	55	\overline{CLKAB}
A1	3	54	B1
GND	4	53	GND
A2	5	52	B2
A3	6	51	B3
V_{CC}	7	50	V_{CC}
A4	8	49	B4
A5	9	48	B5
A6	10	47	B6
GND	11	46	GND
A7	12	45	B7
A8	13	44	B8
A9	14	43	B9
A10	15	42	B10
A11	16	41	B11
A12	17	40	B12
GND	18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
V_{CC}	22	35	V_{CC}
A16	23	34	B16
A17	24	33	B17
GND	25	32	GND
A18	26	31	B18
\overline{OEBA}	27	30	\overline{CLKBA}
\overline{LEBA}	28	29	$\overline{CLKENBA}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES027C - JULY 1995 - REVISED OCTOBER 1997


FUNCTION TABLE†

INPUTS					OUTPUT B
CLKENAB	OEAB	LEAB	CLKAB	A	B
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L or H	X	B ₀ ‡

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES027C – JULY 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES027C – JULY 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V		2.7 V		2.2	
				3 V		2.4	
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V		2.7 V		0.4	
				3 V		0.55	
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _I (hold)	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			8	pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration	LE high		3.3	3.3	3.3		ns
		CLK high or low		3.3	3.3	3.3		
t _{su}	Setup time	Data before CLK↑		2.3	2.4	2.1		ns
		Data before LE↓	CLK high	2	1.6	1.6		
			CLK low	1.3	1.2	1.1		
		CLKEN before CLK↑		2	2	1.7		
t _h	Hold time	Data after CLK↑		0.7	0.7	0.8		ns
		Data after LE↓	CLK high	1.3	1.6	1.4		
			CLK low	1.7	2	1.7		
		CLKEN after CLK↑		0.3	0.5	0.6		



SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES027C - JULY 1995 - REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A or B	B or A	1	4		4.6		4.1	ns
	LEAB or LEBA	A or B	1	4.6		5.3		4.7	
	CLKAB or CLKBA		1.2	5.2		5.8		5	
t _{en}	OEAB or OEBA	A or B	1.1	5.3		6.1		5.2	ns
t _{dis}	OEAB or OEBA	A or B	1.4	4.9		4.8		4.4	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz			pF
	Outputs enabled		41	52	
	Outputs disabled		6	6	



SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS





SCES027C – JULY 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES027C - JULY 1995 - REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dLS} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCH162601

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026E – JULY 1995 – REVISED NOVEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 18-bit universal bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, CLKBA, and $\overline{CLKENBA}$.

The B-port outputs include equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCES026E - JULY 1995 - REVISED NOVEMBER 1997

FUNCTION TABLE†						
INPUTS					OUTPUT	
CLKENAB	OEAB	LEAB	CLKAB	A	B	
X	H	X	X	X	Z	
X	L	H	X	L	L	
X	L	H	X	H	H	
H	L	L	X	X	B ₀ ‡	
H	L	L	X	X	B ₀ ‡	
L	L	L	↑	L	L	
L	L	L	↑	H	H	
L	L	L	L or H	X	B ₀ ‡	

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES026E – JULY 1995 – REVISED NOVEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MAX	UNIT
V_{CC}	Supply voltage	2.3 3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2
		$V_{CC} = 2.3$ V to 2.7 V	1.7
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	0.8
		$V_{CC} = 2.3$ V to 2.7 V	0.7
V_I	Input voltage	0 V_{CC}	V
V_O	Output voltage	0 V_{CC}	V
I_{OH}	High-level output current (B port)	$V_{CC} = 2.3$ V	-6
		$V_{CC} = 2.7$ V	-8
		$V_{CC} = 3$ V	-12
I_{OH}	High-level output current (A port)	$V_{CC} = 2.3$ V	-12
		$V_{CC} = 2.7$ V	-12
		$V_{CC} = 3$ V	-24
I_{OL}	Low-level output current (B port)	$V_{CC} = 2.3$ V	6
		$V_{CC} = 2.7$ V	8
		$V_{CC} = 3$ V	12
I_{OL}	Low-level output current (A port)	$V_{CC} = 2.3$ V	12
		$V_{CC} = 2.7$ V	12
		$V_{CC} = 3$ V	24
$\Delta t/\Delta v$	Input transition rise or fall rate	0 10	ns/V
T_A	Operating free-air temperature	-40 85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES026E - JULY 1995 - REVISED NOVEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	B port	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
		I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9				
		I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2				
	I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
	A port	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2				
		I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2				
		I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
			V _{IH} = 2 V	2.7 V	2.2			
3 V		2.4						
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2						
V _{OL}	B port	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
		I _{OL} = 4 mA, V _{IL} = 0.7 V	2.3 V			0.4		
		I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V				0.55
			V _{IL} = 0.8 V	3 V				0.55
		I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V			0.6		
	I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.8			
	A port	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2		
		I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.4		
		I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V				0.7
			V _{IL} = 0.8 V	2.7 V				0.4
I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55			
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA		
I _{I(hold)}	V _I = 0.7 V	2.3 V		45		μA		
	V _I = 1.7 V	2.3 V		-45				
	V _I = 0.8 V	3 V		75				
	V _I = 2 V	3 V		-75				
	V _I = 0 to 3.6 V‡	3.6 V			±500			
I _{OZ} §	V _O = V _{CC} or GND	3.6 V			±10	μA		
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA		
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA		
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		4	pF		
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		8	pF		

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.



SN74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES026E – JULY 1995 – REVISED NOVEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		0	140	0	150	0	150	MHz	
t _w	Pulse duration	LE high	3.3		3.3		3.3		ns	
		CLK high or low	3.3		3.3		3.3			
t _{su}	Setup time	Data before CLK↑	2.3		2.4		2.1		ns	
		Data before LE↓	CLK high	2		1.6		1.6		
			CLK low	1.3		1.2		1.1		
		CLKEN before CLK↑	2		2		1.7			
t _h	Hold time	Data after CLK↑	0.7		0.7		0.8		ns	
		Data after LE↓	CLK high	1.3		1.6		1.4		
			CLK low	1.7		2		1.7		
		CLKEN after CLK↑	0.3		0.5		0.6			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			140		150		150		MHz
t _{pd}	A	B	1.3	4.8	5.2	1.6	4.5	ns	
	B	A	1	4.3	4.6	1	4.1		
	LEAB	B	1	5.5	5.9	1.5	5.1		
	LEBA	A	1	5	5.3	1	4.7		
	CLKAB	B	1.5	6.1	6.3	1.6	5.5		
t _{en}	$\overline{\text{OEAB}}$	B	1.6	6.1	6.7	1.6	5.7	ns	
t _{dis}	$\overline{\text{OEAB}}$	B	1.8	5.7	5.3	1.8	4.8	ns	
t _{en}	$\overline{\text{OEBA}}$	A	1.1	5.5	6.1	1.1	5.2	ns	
t _{dis}	$\overline{\text{OEBA}}$	A	1.3	5.2	4.8	1.6	4.4	ns	

operating characteristics, T_A = 25°C


PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	41	50	pF
		Outputs disabled		6	6	



SN74ALVCH162601
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS






SCES026E – JULY 1995 – REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**




**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

DGG, DGV, OR DL PACKAGE (TOP VIEW)

1DIR	1	56	1OE
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V _{CC}	7	50	V _{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V _{CC}	22	35	V _{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2DIR	28	29	2OE

description

This 16-bit bus transceiver and register is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16646 can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74ALVCH16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data may be stored in one register and/or B data may be stored in the other register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16646 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data-output functions may be enabled or disabled by various signals at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997





Figure 1. Bus-Management Functions

SN74ALVCH16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 and 3)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	0	150	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	1.6		1.7		1.4		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	0.6		0.4		0.7		ns



SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCES032D - JULY 1995 - REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 2 and 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			150		150		150		MHz
t _{pd}	A or B	B or A	1	4.8	4.5	1	3.9	ns	
	CLKAB or CLKBA		1	5.6	5.2	1	4.5		
	SAB or SBA	A or B	1	6.8	6.4	1	5.3		
t _{en}	\overline{OE}	A or B	1	6.5	6.2	1	5.1	ns	
t _{dis}	\overline{OE}	A or B	1.6	5.7	5	1.4	4.7	ns	
t _{en}	DIR	A or B	1	7.8	6.2	1	5.1	ns	
t _{dis}	DIR	A or B	1.5	6.5	6	1.1	5.3	ns	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	39	43	pF
	Outputs enabled		10	12	
	Outputs disabled				



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74ALVCH16646

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCES032D— JULY 1995 – REVISED OCTOBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{PZL}	2 $\times V_{CC}$
t_{pHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .


Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16646
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS


SCES032D - JULY 1995 - REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms



SN74ALVCH16721

3.3-V 20-BIT FLIP-FLOP WITH 3-STATE OUTPUTS

SCES052C – JULY 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 20-bit flip-flop is designed specifically for 2.3-V to 3.6-V V_{CC} operation.

The 20 flip-flops of the SN74ALVCH16721 are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (\overline{CLKEN}) input is low. If \overline{CLKEN} is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16721 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE (TOP VIEW)

\overline{OE}	1	56	CLK
Q1	2	55	D1
Q2	3	54	D2
GND	4	53	GND
Q3	5	52	D3
Q4	6	51	D4
V_{CC}	7	50	V_{CC}
Q5	8	49	D5
Q6	9	48	D6
Q7	10	47	D7
GND	11	46	GND
Q8	12	45	D8
Q9	13	44	D9
Q10	14	43	D10
Q11	15	42	D11
Q12	16	41	D12
Q13	17	40	D13
GND	18	39	GND
Q14	19	38	D14
Q15	20	37	D15
Q16	21	36	D16
V_{CC}	22	35	V_{CC}
Q17	23	34	D17
Q18	24	33	D18
GND	25	32	GND
Q19	26	31	D19
Q20	27	30	D20
NC	28	29	\overline{CLKEN}

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA: Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

3-271


SN74ALVCH16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES052C – JULY 1995 – REVISED OCTOBER 1997

FUNCTION TABLE
(each flip-flop)

INPUTS				OUTPUT
\overline{OE}	CLKEN	CLK	D	Q
L	H	X	X	Q_0
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q_0
H	X	X	X	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES052C – JULY 1995 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V		1.7
		V _{CC} = 2.7 V to 3.6 V		2
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7
		V _{CC} = 2.7 V to 3.6 V		0.8
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V		-12
		V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.3 V		12
		V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		2.3 V	1.7			
	I _{OH} = -12 mA, V _{IH} = 2 V	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.4	
		2.3 V			0.7	
	I _{OL} = 12 mA, V _{IL} = 0.8 V	2.7 V			0.4	
		3 V			0.55	
I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V					
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V	2.3 V	45			μA
	V _I = 1.7 V		-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V		-75			
	V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	3.3 V	3.5			pF
	Data inputs		6			
C _o	Outputs	3.3 V	7			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES052C - JULY 1995 - REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	0	150	MHz
t_w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t_{su}	Setup time	Data before CLK↑		3.6		3.1		ns
		CLKEN before CLK↑		3.1		2.7		
t_h	Hold time	Data after CLK↑		0		0		ns
		CLKEN after CLK↑		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}			150		150		150		MHz
t_{pd}	CLK	Q	1	5.6	1	5.1	1	4.3	ns
t_{en}	$\overline{\text{OE}}$	Q	1	6.1	1	5.8	1	4.8	ns
t_{dis}	$\overline{\text{OE}}$	Q	1	5.5	1	4.7	1	4.4	ns

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	55	59	pF
		Outputs disabled	46	49	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES052C - JULY 1995 - REVISED OCTOBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS


SCES052C – JULY 1995 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**




**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES055C – DECEMBER 1995 – REVISED AUGUST 1997

- **Member of the Texas Instruments Widebus™ Family**
- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages**

DGG OR DL PACKAGE
(TOP VIEW)



NC – No internal connection

description

This 20-bit flip-flop is designed for low-voltage 2.3-V to 3.6-V V_{CC} operation.

The 20 flip-flops of the SN74ALVCH162721 are edge-triggered D-type flip-flops with qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs if the clock-enable (\overline{CLKEN}) input is low. If \overline{CLKEN} is high, no data is stored.

A buffered output-enable (\overline{OE}) input places the 20 outputs in either a normal logic state (high or low level) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components. \overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

The SN74ALVCH162721 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-277


SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES055C – DECEMBER 1995 – REVISED AUGUST 1997

FUNCTION TABLE
 (each flip-flop)

INPUTS				OUTPUT
\overline{OE}	CLKEN	CLK	D	Q
L	H	X	X	Q_0
L	L	↑	H	H
L	L	↑	L	L
L	L	L or H	X	Q_0
H	X	X	X	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES055C – DECEMBER 1995 – REVISED AUGUST 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-6	mA
		V _{CC} = 2.7 V	-8	
		V _{CC} = 3 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	6	mA
		V _{CC} = 2.7 V	8	
		V _{CC} = 3 V	12	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9			
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -6 mA, V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2			
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 4 mA, V _{IL} = 0.7 V	2.3 V	0.4			
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.55			
	I _{OL} = 6 mA, V _{IL} = 0.8 V	3 V	0.55			
	I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V	0.6			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _{I(hold)}	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V	2.3 V	-45			
	V _I = 0.8 V	3 V	75			
	V _I = 2 V	3 V	-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	V _I = V _{CC} or GND	3.3 V	3.5		pF	
C _o	V _O = V _{CC} or GND	3.3 V	7		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-279

SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES055C – DECEMBER 1995 – REVISED AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time	Data before CLK↑		4		3.6		ns
		CLKEN before CLK↑		3.4		3.1		
t _h	Hold time	Data after CLK↑		0		0		ns
		CLKEN after CLK↑		0		0		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	6.7	6.2		1	5.3	ns
t _{en}	OE	Q	1	7.2	7		1	5.8	ns
t _{dis}	OE	Q	1	6.3	5.4		1	5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	55	59	pF
	Outputs enabled		46	49	
	Outputs disabled				




SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS



SCES055C – DECEMBER 1995 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**




**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162721
3.3-V 20-BIT FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES055C - DECEMBER 1995 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES035C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 10-bit flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The flip-flops of the SN74ALVCH16820 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic level) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16820 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE}$	1	56	CLK
1Q1	2	55	D1
1Q2	3	54	NC
GND	4	53	GND
2Q1	5	52	D2
2Q2	6	51	NC
V_{CC}	7	50	V_{CC}
3Q1	8	49	D3
3Q2	9	48	NC
4Q1	10	47	D4
GND	11	46	GND
4Q2	12	45	NC
5Q1	13	44	D5
5Q2	14	43	NC
6Q1	15	42	D6
6Q2	16	41	NC
7Q1	17	40	D7
GND	18	39	GND
7Q2	19	38	NC
8Q1	20	37	D8
8Q2	21	36	NC
V_{CC}	22	35	V_{CC}
9Q1	23	34	D9
9Q2	24	33	NC
GND	25	32	GND
10Q1	26	31	D10
10Q2	27	30	NC
$2\overline{OE}$	28	29	NC

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

3-283

SN74ALVCH16820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS


SCES035C – JULY 1995 – REVISED SEPTEMBER 1997

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}_n^\dagger	CLK	D	Q_n^\dagger
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

$^\dagger n = 1, 2$

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[‡]

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH16820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES035C – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V		V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V		2			
		V _{IH} = 1.7 V	2.3 V		1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V		2.2			
		V _{IH} = 2 V	3 V		2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V		2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V				0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V				0.4	
		V _{IL} = 0.7 V	2.3 V				0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V				0.4	
V _{IL} = 0.8 V		3 V				0.55		
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V						
I _I	V _I = V _{CC} or GND		3.6 V				±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V		45		μA	
	V _I = 1.7 V				-45			
	V _I = 0.8 V		3 V		75			
	V _I = 2 V				-75			
	V _I = 0 to 3.6 V‡		3.6 V		±500			
I _{OZ}	V _O = V _{CC} or GND		3.6 V				±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V				40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V				750	μA
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V		3.5		pF
	Data inputs					6		
C _O	Outputs	V _O = V _{CC} or GND		3.3 V		7		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-285

SN74ALVCH16820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

SCES035C – JULY 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.7		1.8		1.4		ns
t _h	Hold time, data after CLK↑	1.1		1.1		1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	5.9	5.5	1	4.8		ns
t _{en}	\overline{OE}	Q	1	6.4	6.1	1	5		ns
t _{dis}	\overline{OE}	Q	1	5.7	5	1	4.5		ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	60	63	pF
	Outputs enabled		38	46	
	Outputs disabled				




SN74ALVCH16820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES035C – JULY 1995 – REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	$2 \times V_{CC}$
t_{PHZ}/t_{PHZ}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH16820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS


SCES035C – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION


$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT





VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH162820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES012C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 10-bit flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162820 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162820 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS


SCES012C – JULY 1995 – REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each flip-flop)

INPUTS			OUTPUT
\overline{OE}_n^\dagger	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

$^\dagger n = 1, 2$

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output-voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH162820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

SCES012C – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-6	mA
		V _{CC} = 2.7 V	-8	
		V _{CC} = 3 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	6	mA
		V _{CC} = 2.7 V	8	
		V _{CC} = 3 V	12	
ΔV/Δt	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

SCES012C - JULY 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9				
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2				
I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
	I _{OL} = 4 mA, V _{IL} = 0.7 V	2.3 V			0.4		
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V				0.55
		V _{IL} = 0.8 V	3 V				0.55
	I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V			0.6		
I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.8			
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA	
I _I (hold)	V _I = 0.7 V	2.3 V			45	μA	
	V _I = 1.7 V	2.3 V			-45		
	V _I = 0.8 V	3 V			75		
	V _I = 2 V	3 V			-75		
	V _I = 0 to 3.6 V†	3.6 V			±500		
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND			3.5	pF	
	Data inputs				6		
C _o	Outputs	V _O = V _{CC} or GND			7	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.7		1.8		1.4		ns
t _h	Hold time, data after CLK↑	1.1		1.1		1		ns



SN74ALVCH162820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

SCES012C – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	6.4	6.2		1	5.4	ns
t _{en}	$\overline{\text{OE}}$	Q	1	6.9	6.8		1	5.6	ns
t _{dis}	$\overline{\text{OE}}$	Q	1	6.2	5.5		1	5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	68	66	pF
		Outputs disabled	39	47	




SN74ALVCH162820
3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS
AND 3-STATE OUTPUTS

SCES012C - JULY 1995 - REVISED SEPTEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH162820

3.3-V 10-BIT FLIP-FLOP WITH DUAL OUTPUTS AND 3-STATE OUTPUTS

SCES012C – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16821

3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16821 can be used as two 10-bit flip-flops or one 20-bit flip-flop. The 20 flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16821 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

\overline{OE}	1	56	1CLK
1Q1	2	55	1D1
1Q2	3	54	1D2
GND	4	53	GND
1Q3	5	52	1D3
1Q4	6	51	1D4
V_{CC}	7	50	V_{CC}
1Q5	8	49	1D5
1Q6	9	48	1D6
1Q7	10	47	1D7
GND	11	46	GND
1Q8	12	45	1D8
1Q9	13	44	1D9
1Q10	14	43	1D10
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
V_{CC}	22	35	V_{CC}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2Q10	27	30	2D10
$\overline{2OE}$	28	29	2CLK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-297


SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 10-bit flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3 \text{ V}$	-12	mA
		$V_{CC} = 2.7 \text{ V}$	-12	
		$V_{CC} = 3 \text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3 \text{ V}$	12	mA
		$V_{CC} = 2.7 \text{ V}$	12	
		$V_{CC} = 3 \text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^{\circ}\text{C}$

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu\text{A}$	2.3 V to 3.6 V	$V_{CC} - 0.2$		V	
	$I_{OH} = -6 \text{ mA}$, $V_{IH} = 1.7 \text{ V}$	2.3 V	2			
	$I_{OH} = -12 \text{ mA}$	$V_{IH} = 1.7 \text{ V}$	2.3 V	1.7		
		$V_{IH} = 2 \text{ V}$	2.7 V	2.2		
			3 V	2.4		
	$I_{OH} = -24 \text{ mA}$, $V_{IH} = 2 \text{ V}$	3 V	2			
V_{OL}	$I_{OL} = 100 \mu\text{A}$	2.3 V to 3.6 V	0.2		V	
	$I_{OL} = 6 \text{ mA}$, $V_{IL} = 0.7 \text{ V}$	2.3 V	0.4			
	$I_{OL} = 12 \text{ mA}$	$V_{IL} = 0.7 \text{ V}$	2.3 V	0.7		
		$V_{IL} = 0.8 \text{ V}$	2.7 V	0.4		
	$I_{OL} = 24 \text{ mA}$, $V_{IL} = 0.8 \text{ V}$	3 V	0.55			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 5		μA	
$I_{I(\text{hold})}$	$V_I = 0.7 \text{ V}$	2.3 V	45		μA	
	$V_I = 1.7 \text{ V}$		-45			
	$V_I = 0.8 \text{ V}$	3 V	75			
	$V_I = 2 \text{ V}$		-75			
		$V_I = 0 \text{ to } 3.6 \text{ V}^{\ddagger}$	3.6 V	± 500		
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	± 10		μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40		μA	
ΔI_{CC}	One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	3 V to 3.6 V	750		μA	
C_i	Control inputs	$V_I = V_{CC}$ or GND	3.5		pF	
	Data inputs		6			
C_o	Outputs	$V_O = V_{CC}$ or GND	7		pF	

† All typical values are measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	4.4		3.9		3.4		ns
t _h	Hold time, data after CLK↑	0		0		0		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			150		150		150		MHz
t _{pd}	CLK	Q	1	5.8	5.3		1	4.5	ns
t _{en}	$\overline{\text{OE}}$	Q	1	6.6	6.2		1	5.1	ns
t _{dis}	$\overline{\text{OE}}$	Q	1	5.7	5		1	4.6	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	36	40	pF
	Outputs enabled Outputs disabled		22	24	



SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS





SCES037B - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74ALVCH16821
3.3-V 20-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES037B – JULY 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$





LOAD CIRCUIT



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PHZ} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16823

18-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES038C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

1CLR	1	56	1CLK
1OE	2	55	1CLKEN
1Q1	3	54	1D1
GND	4	53	GND
1Q2	5	52	1D2
1Q3	6	51	1D3
V _{CC}	7	50	V _{CC}
1Q4	8	49	1D4
1Q5	9	48	1D5
1Q6	10	47	1D6
GND	11	46	GND
1Q7	12	45	1D7
1Q8	13	44	1D8
1Q9	14	43	1D9
2Q1	15	42	2D1
2Q2	16	41	2D2
2Q3	17	40	2D3
GND	18	39	GND
2Q4	19	38	2D4
2Q5	20	37	2D5
2Q6	21	36	2D6
V _{CC}	22	35	V _{CC}
2Q7	23	34	2D7
2Q8	24	33	2D8
GND	25	32	GND
2Q9	26	31	2D9
2OE	27	30	2CLKEN
2CLR	28	29	2CLK

description

This 18-bit bus-interface flip-flop is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16823 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The SN74ALVCH16823 can be used as two 9-bit flip-flops or one 18-bit flip-flop. With the clock-enable ($\overline{\text{CLKEN}}$) input low, the D-type flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, thus latching the outputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the Q outputs to go

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The output-enable ($\overline{\text{OE}}$) input does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16823 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES038C - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 9-bit flip-flop)

INPUTS					OUTPUT
\overline{OE}	\overline{CLR}	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	L	L	X	Q ₀
L	H	H	X	X	Q ₀
H	X	X	X	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCE5038C – JULY 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES038C – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-12	mA
		$V_{CC} = 2.7\text{ V}$	-12	
		$V_{CC} = 3\text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	12	mA
		$V_{CC} = 2.7\text{ V}$	12	
		$V_{CC} = 3\text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	2.3 V to 3.6 V	$V_{CC}-0.2$		V	
	$I_{OH} = -6\ \text{mA}$, $V_{IH} = 1.7\ \text{V}$	2.3 V	2			
	$I_{OH} = -12\ \text{mA}$	$V_{IH} = 1.7\ \text{V}$	2.3 V	1.7		
		$V_{IH} = 2\ \text{V}$	2.7 V	2.2		
			3 V	2.4		
	$I_{OH} = -24\ \text{mA}$, $V_{IH} = 2\ \text{V}$	3 V	2			
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	2.3 V to 3.6 V	0.2		V	
	$I_{OL} = 6\ \text{mA}$, $V_{IL} = 0.7\ \text{V}$	2.3 V	0.4			
	$I_{OL} = 12\ \text{mA}$	$V_{IL} = 0.7\ \text{V}$	2.3 V	0.7		
		$V_{IL} = 0.8\ \text{V}$	2.7 V	0.4		
	$I_{OL} = 24\ \text{mA}$, $V_{IL} = 0.8\ \text{V}$	3 V	0.55			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 5		μA	
$I_{I(\text{hold})}$	$V_I = 0.7\ \text{V}$	2.3 V	45		μA	
	$V_I = 1.7\ \text{V}$		-45			
	$V_I = 0.8\ \text{V}$	3 V	75			
	$V_I = 2\ \text{V}$		-75			
		$V_I = 0$ to $3.6\ \text{V}^\ddagger$	3.6 V	± 500		
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	± 10		μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40		μA	
ΔI_{CC}	One input at $V_{CC} - 0.6\ \text{V}$, Other inputs at V_{CC} or GND	3 V to 3.6 V	750		μA	
C_i	Control inputs	$V_I = V_{CC}$ or GND	4.5		pF	
	Data inputs		6.5			
C_o	Outputs	$V_O = V_{CC}$ or GND	7		pF	

† Typical values are measured at $V_{CC} = 3.3\ \text{V}$, $T_A = 25^\circ\text{C}$.

‡ This is a bus-hold maximum dynamic current required to switch the input from one state to another.



SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES038C – JULY 1995 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150	0	150	0	150	MHz
t_w	Pulse duration	CLR low	3.3	3.3	3.3	3.3		ns
		CLR high or low	3.3	3.3	3.3			
t_{su}	Setup time	CLR inactive	0.7	0.7	0.8		ns	
		Data low before CLK \uparrow	1.4	1.6	1.3			
		Data high before CLK \uparrow	1.1	1.1	1			
		CLKEN low before CLK \uparrow	1.8	1.9	1.5			
t_h	Hold time	Data low after CLK \uparrow	0.4	0.5	0.5	ns		
		Data high after CLK \uparrow	0.7	0.1	0.8			
		CLKEN low after CLK \uparrow	0.2	0.3	0.4			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}			150		150		150		MHz
t_{pd}	CLK	Q	1	5.8	5.2	1	4.5	ns	
	CLR		1	5.4	5.2	1.2	4.6		
t_{en}	$\overline{\text{OE}}$	Q	1	6	5.7	1	4.8	ns	
t_{dis}	$\overline{\text{OE}}$	Q	1.1	5.4	4.7	1.3	4.5	ns	

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT	
			TYP	TYP		
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	27	30	μF
		Outputs disabled		16	18	




SN74ALVCH16823
18-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCES038C – JULY 1995 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$





LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	6 V
t_{PHZ}/t_{PHL}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16825 18-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES039B - JULY 1995 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 18-bit buffer and line driver is designed for 2.3-V to 3.6-V V_{CC} operation.

This SN74ALVCH16825 improves the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as two 9-bit buffers or one 18-bit buffer. It provides true data.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all nine affected outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The SN74ALVCH16825 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each 9-bit section)

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16825
18-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCES039B - JULY 1995 - REVISED SEPTEMBER 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16825
18-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES039B – JULY 1995 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16825
18-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES039B – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V	0.2			V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V	0.4			
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V	0.7			
		V _{IL} = 0.8 V	2.7 V	0.4			
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V	0.55			
I _I	V _I = V _{CC} or GND		3.6 V	±5			μA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND		3.6 V	±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5			pF
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7.5			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.1	3.9	1	3.4	ns	
t _{en}	$\overline{\text{OE}}$	Y	1	6	5.7	1	4.7	ns	
t _{dis}	$\overline{\text{OE}}$	Y	1.2	5.6	4.9	1.3	4.5	ns	

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
				TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	16	18			pF
		Outputs disabled		4	6			



PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$




- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16825
18-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCES039B - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16827

20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES041B – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit noninverting buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable ($1\overline{OE}1$ and $1\overline{OE}2$ or $2\overline{OE}1$ and $2\overline{OE}2$) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16827 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$1\overline{OE}1$	1	56	$1\overline{OE}2$
1Y1	2	55	1A1
1Y2	3	54	1A2
GND	4	53	GND
1Y3	5	52	1A3
1Y4	6	51	1A4
V_{CC}	7	50	V_{CC}
1Y5	8	49	1A5
1Y6	9	48	1A6
1Y7	10	47	1A7
GND	11	46	GND
1Y8	12	45	1A8
1Y9	13	44	1A9
1Y10	14	43	1A10
2Y1	15	42	2A1
2Y2	16	41	2A2
2Y3	17	40	2A3
GND	18	39	GND
2Y4	19	38	2A4
2Y5	20	37	2A5
2Y6	21	36	2A6
V_{CC}	22	35	V_{CC}
2Y7	23	34	2A7
2Y8	24	33	2A8
GND	25	32	GND
2Y9	26	31	2A9
2Y10	27	30	2A10
$2\overline{OE}1$	28	29	$2\overline{OE}2$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES041B – JULY 1995 – REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 10-bit section)

INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES041B – JULY 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-321

SN74ALVCH16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES041B – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55		
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _I (hold)	V _I = 0.7 V		2.3 V	45		µA	
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5		pF	
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7.5		pF	

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is a bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.1	3.9	1	3.4	ns	
t _{en}	$\overline{\text{OE}}$	Y	1	6	5.7	1	4.7	ns	
t _{dis}	$\overline{\text{OE}}$	Y	1.2	5.6	4.9	1.3	4.5	ns	


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	16	18	pF	
		Outputs disabled		4	6		







PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT




- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCES041B – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dL} .
 - t_{PZL} and t_{PZH} are the same as t_{dH} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162827 20-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES013D - JULY 1995 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

This 20-bit noninverting buffer/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH162827 is composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must both be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162827 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-325


SN74ALVCH162827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES013D – JULY 1995 – REVISED OCTOBER 1997

FUNCTION TABLE
 (each 10-bit section)

INPUTS			OUTPUT Y
OE1	OE2	A	
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-6	mA
		$V_{CC} = 2.7$ V	-8	
		$V_{CC} = 3$ V	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN74ALVCH162827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES013D - JULY 1995 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9				
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2				
I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
	I _{OL} = 4 mA, V _{IL} = 0.7 V	2.3 V			0.4		
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V				0.55
		V _{IL} = 0.8 V	3 V				0.55
	I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V			0.6		
I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.8			
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA	
I _I (hold)	V _I = 0.7 V	2.3 V	45			μA	
	V _I = 1.7 V		-45				
	V _I = 0.8 V	3 V	75				
	V _I = 2 V		-75				
	V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.5		6	pF	
	Data inputs		6				
C _O	Outputs	V _I = V _{CC} or GND	7			pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.4	4.4	1.5	3.8	ns	
t _{en}	\overline{OE}	Y	1.4	6.3	6.2	1.6	5.1	ns	
t _{dis}	\overline{OE}	Y	1.7	5.9	5.2	1.8	4.7	ns	


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 50 pF, f = 10 MHz	16	18	pF	
		Outputs disabled		4	6		





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH162827
20-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES013D – JULY 1995 – REVISED OCTOBER 1997




PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$





LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16830

1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES081A – AUGUST 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Plastic 300-mil Thin Shrink Small-Outline Package

description

This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVCH16830 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

DBB PACKAGE
(TOP VIEW)

2Y2	1		80			1Y3
1Y2	2		79			2Y3
GND	3		78			GND
2Y1	4		77			1Y4
1Y1	5		76			2Y4
V_{CC}	6		75			V_{CC}
A1	7		74			1Y5
A2	8		73			2Y5
GND	9		72			GND
A3	10		71			1Y6
A4	11		70			2Y6
GND	12		69			GND
A5	13		68			1Y7
A6	14		67			2Y7
V_{CC}	15		66			V_{CC}
A7	16		65			1Y8
A8	17		64			2Y8
GND	18		63			GND
$\overline{OE1}$	19		62			1Y9
$\overline{OE2}$	20		61			2Y9
A10	21		60			1Y10
GND	22		59			2Y10
A11	23		58			GND
A12	24		57			1Y11
V_{CC}	25		56			2Y11
A13	26		55			V_{CC}
A14	27		54			1Y12
GND	28		53			2Y12
A15	29		52			GND
A16	30		51			1Y13
GND	31		50			2Y13
A17	32		49			GND
A18	33		48			1Y14
V_{CC}	34		47			2Y14
2Y18	35		46			V_{CC}
1Y18	36		45			1Y15
GND	37		44			2Y15
2Y17	38		43			GND
1Y17	39		42			1Y16
	40		41			2Y16

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1997, Texas Instruments Incorporated


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-331

SN74ALVCH16830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES081A – AUGUST 1996 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16830

1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES081A – AUGUST 1996 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	2			
		2.7 V	1.7			
	I _{OH} = -12 mA, V _{IH} = 2 V	2.7 V	2.2			
		3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2		V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.4			
		2.7 V	0.7			
	I _{OL} = 12 mA, V _{IL} = 0.8 V	2.7 V	0.4			
I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V	0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±5		μA	
I _I (hold)	V _I = 0.7 V	2.3 V	45		μA	
	V _I = 1.7 V		-45			
	V _I = 0.8 V, V _I = 2 V	3 V	75			
			-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	40		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750		μA	
C _i	Control inputs	V _O = V _{CC} or GND	3.3 V		pF	
	Data inputs					
C _o	Outputs	V _O = V _{CC} or GND	3.3 V		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-333

SN74ALVCH16830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES081A - AUGUST 1996 - REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y							ns
t _{en}	\overline{OE}	Y							ns
t _{dis}	\overline{OE}	Y							ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz					pF
	Outputs enabled						
	Outputs disabled						

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES081A – AUGUST 1996 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-335

SN74ALVCH16830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS


SCES081A – AUGUST 1996 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162830

1-BIT TO 2-BIT ADDRESS DRIVER WITH 3-STATE OUTPUTS

SCES082D – AUGUST 1996 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Very Small-Outline Package

description

This 1-bit to 2-bit address driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Active bus-hold circuitry is provided to hold unused or floating inputs at a valid logic level.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74ALVCH162830 is characterized for operation from -40°C to 85°C.

DBB PACKAGE
(TOP VIEW)

2Y2	1	80	1Y3
1Y2	2	79	2Y3
GND	3	78	GND
2Y1	4	77	1Y4
1Y1	5	76	2Y4
V_{CC}	6	75	V_{CC}
A1	7	74	1Y5
A2	8	73	2Y5
GND	9	72	GND
A3	10	71	1Y6
A4	11	70	2Y6
GND	12	69	GND
A5	13	68	1Y7
A6	14	67	2Y7
V_{CC}	15	66	V_{CC}
A7	16	65	1Y8
A8	17	64	2Y8
GND	18	63	GND
A9	19	62	1Y9
$\overline{OE1}$	20	61	2Y9
$\overline{OE2}$	21	60	1Y10
A10	22	59	2Y10
GND	23	58	GND
A11	24	57	1Y11
A12	25	56	2Y11
V_{CC}	26	55	V_{CC}
A13	27	54	1Y12
A14	28	53	2Y12
GND	29	52	GND
A15	30	51	1Y13
A16	31	50	2Y13
GND	32	49	GND
A17	33	48	1Y14
A18	34	47	2Y14
V_{CC}	35	46	V_{CC}
2Y18	36	45	1Y15
1Y18	37	44	2Y15
GND	38	43	GND
2Y17	39	42	1Y16
1Y17	40	41	2Y16



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH162830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES082D – AUGUST 1996 – REVISED OCTOBER 1997

FUNCTION TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A	1Yn	2Yn
L	H	H	H	Z
L	H	L	L	Z
H	L	H	Z	H
H	L	L	Z	L
L	L	H	H	H
L	L	L	L	L
H	H	X	Z	Z

logic diagram (positive logic)



To 17 Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS
SCES082D – AUGUST 1996 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-6	mA
		$V_{CC} = 2.7\text{ V}$	-8	
		$V_{CC} = 3\text{ V}$	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	6	mA
		$V_{CC} = 2.7\text{ V}$	8	
		$V_{CC} = 3\text{ V}$	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	$^{\circ}\text{C}$

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN74ALVCH162830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES082D – AUGUST 1996 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA, V _{IH} = 1.7 V		2.3 V	1.9			
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2				
I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2					
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V			0.55	
		V _{IL} = 0.8 V	3 V			0.55	
	I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V			0.6		
I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.8			
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4.5			pF
	Data inputs			5			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.2	3.8	4	1.7	3.5	ns	
t _{en}	$\overline{\text{OE}}$	Y	1	5.7	5.7	1	4.8	ns	
t _{dis}	$\overline{\text{OE}}$	Y	1.5	6.2	5.4	1.7	5.2	ns	


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0, f = 10 MHz	50	54	pF	
		Outputs disabled		8	8		







PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

LOAD CIRCUIT



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH162830
1-BIT TO 2-BIT ADDRESS DRIVER
WITH 3-STATE OUTPUTS

SCES082D – AUGUST 1996 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16831 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES083B – AUGUST 1996 – REVISED AUGUST 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Very Small-Outline Package

description

This 1-bit to 4-bit address register/driver is designed for 2.3-V to 3.6-V V_{CC} operation. The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH16831 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input.

When \overline{SEL} is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of nine outputs.

When \overline{SEL} is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in buffer mode.

When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high-impedance state.

\overline{SEL} and \overline{OE} do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DBB PACKAGE
(TOP VIEW)

4Y1	1	80	1Y2
3Y1	2	79	2Y2
GND	3	78	GND
2Y1	4	77	3Y2
1Y1	5	76	4Y2
V_{CC}	6	75	V_{CC}
NC	7	74	1Y3
A1	8	73	2Y3
GND	9	72	GND
NC	10	71	3Y3
A2	11	70	4Y3
GND	12	69	GND
NC	13	68	1Y4
A3	14	67	2Y4
V_{CC}	15	66	V_{CC}
NC	16	65	3Y4
A4	17	64	4Y4
GND	18	63	GND
CLK	19	62	1Y5
$\overline{OE1}$	20	61	2Y5
$\overline{OE2}$	21	60	3Y5
\overline{SEL}	22	59	4Y5
GND	23	58	GND
A5	24	57	1Y6
A6	25	56	2Y6
V_{CC}	26	55	V_{CC}
A7	27	54	3Y6
NC	28	53	4Y6
GND	29	52	GND
A8	30	51	1Y7
NC	31	50	2Y7
GND	32	49	GND
A9	33	48	3Y7
NC	34	47	4Y7
V_{CC}	35	46	V_{CC}
4Y9	36	45	1Y8
3Y9	37	44	2Y8
GND	38	43	GND
2Y9	39	42	3Y8
1Y9	40	41	4Y8

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

3-343

SN74ALVCH16831
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES083B – AUGUST 1996 – REVISED AUGUST 1997

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16831 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	SEL	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16831 1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES083B – AUGUST 1996 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±100 mA
Continuous current through each V_{CC} or GND	±106 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–12	mA
		$V_{CC} = 2.7$ V	–12	
		$V_{CC} = 3$ V	–24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16831
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES083B – AUGUST 1996 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
3 V			2.4				
I _{OH} = -24 mA,		V _{IH} = 2 V	3 V	2			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
3 V					0.55		
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4.5			pF
	Data inputs			5			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK↑	2		2		1.6		ns
t _h	Hold time, A data after CLK↑	0.7		0.5		1.1		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16831
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES0083B – AUGUST 1996 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			150		150		150		MHz
t _{pd}	A	Y	1.2	4		4.1	1.6	3.6	ns
	CLK		1.1	4.5		4.4	1.5	3.9	
	SEL		1.3	5.2		5.2	1.7	4.4	
t _{en}	OE	Y	1.1	5.1		5	1.2	4.3	ns
t _{dis}	OE	Y	1.4	5.5		4.7	1.6	4.5	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	119	132	pF
	Outputs enabled		22	25	
	Outputs disabled				




SN74ALVCH16831
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS





SCES083B - AUGUST 1996 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16831
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS





SCES083B – AUGUST 1996 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH162831 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES084C – AUGUST 1996 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Very Small-Outline Package

description

This 1-bit to 4-bit address register/driver is designed for 2.3-V to 3.6-V V_{CC} operation.

The device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH162831 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input.

When \overline{SEL} is logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of nine outputs.

When \overline{SEL} is logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in buffer mode.

When \overline{OE} is logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is logic high, the outputs are in the high-impedance state.

\overline{SEL} and \overline{OE} do not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

DBB PACKAGE (TOP VIEW)

4Y1	1	80	1Y2
3Y1	2	79	2Y2
GND	3	78	GND
2Y1	4	77	3Y2
1Y1	5	76	4Y2
V_{CC}	6	75	V_{CC}
NC	7	74	1Y3
A1	8	73	2Y3
GND	9	72	GND
NC	10	71	3Y3
A2	11	70	4Y3
GND	12	69	GND
NC	13	68	1Y4
A3	14	67	2Y4
V_{CC}	15	66	V_{CC}
NC	16	65	3Y4
A4	17	64	4Y4
GND	18	63	GND
CLK	19	62	1Y5
$\overline{OE1}$	20	61	2Y5
$\overline{OE2}$	21	60	3Y5
\overline{SEL}	22	59	4Y5
GND	23	58	GND
A5	24	57	1Y6
A6	25	56	2Y6
V_{CC}	26	55	V_{CC}
A7	27	54	3Y6
NC	28	53	4Y6
GND	29	52	GND
A8	30	51	1Y7
NC	31	50	2Y7
GND	32	49	GND
A9	33	48	3Y7
NC	34	47	4Y7
V_{CC}	35	46	V_{CC}
4Y9	36	45	1Y8
3Y9	37	44	2Y8
GND	38	43	GND
2Y9	39	42	3Y8
1Y9	40	41	4Y8

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER

WITH 3-STATE OUTPUTS

SCES084C - AUGUST 1996 - REVISED OCTOBER 1997

description (continued)

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162831 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

INPUTS				OUTPUT Y
\overline{OE}	SEL	CLK	A	
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

logic diagram (positive logic)



SN74ALVCH162831

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES084C – AUGUST 1996 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	106°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–6	mA
		$V_{CC} = 2.7$ V	–8	
		$V_{CC} = 3$ V	–12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162831
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES084C – AUGUST 1996 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -4 mA, V _{IH} = 1.7 V	2.3 V	1.9			
		I _{OH} = -6 mA, V _{IH} = 1.7 V	2.3 V	1.7			
		I _{OH} = -6 mA, V _{IH} = 2 V	3 V	2.4			
		I _{OH} = -8 mA, V _{IH} = 2 V	2.7 V	2			
	I _{OH} = -12 mA, V _{IH} = 2 V	3 V	2				
V _{OL}		I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V
		I _{OL} = 4 mA, V _{IL} = 0.7 V	2.3 V			0.4	
		I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V			0.55	
		I _{OL} = 6 mA, V _{IL} = 0.8 V	3 V			0.55	
		I _{OL} = 8 mA, V _{IL} = 0.8 V	2.7 V			0.6	
	I _{OL} = 12 mA, V _{IL} = 0.8 V	3 V			0.8		
I _I		V _I = V _{CC} or GND	3.6 V			±5	μA
I _I (hold)		V _I = 0.7 V	2.3 V	45			μA
		V _I = 1.7 V	2.3 V	-45			
		V _I = 0.8 V	3 V	75			
		V _I = 2 V	3 V	-75			
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ}		V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4.5			pF
	Data inputs			5			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK↑	2		2		1.6		ns
t _h	Hold time, A data after CLK↑	0.7		0.5		1.1		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162831
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES084C – AUGUST 1996 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}			150		150		150		MHz
t_{pd}	A	Y	1.1	4.7	4.8	1.5	4.3	ns	
	CLK		1	5.3	5.3	1.4	4.7		
	$\overline{\text{SEL}}$		1.1	6	6.2	1.5	4.8		
t_{en}	$\overline{\text{OE}}$	Y	1	5.9	5.9	1.1	5.1	ns	
t_{dis}	$\overline{\text{OE}}$	Y	1.4	6.3	5.4	1.6	5.1	ns	

switching characteristics from 0°C to 65°C, $C_L = 50\text{ pF}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.15\text{ V}$		UNIT
			MIN	MAX	
t_{pd}	CLK	Y	1.9	4.5	ns

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT	
			TYP	TYP		
C_{pd}	Power dissipation capacitance	Outputs enabled	119	132	pF	
		Outputs disabled				22
		$C_L = 0, f = 10\text{ MHz}$				




SN74ALVCH162831
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES084C - AUGUST 1996 - REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES**

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162831
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES084C - AUGUST 1996 - REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16832

1-TO-4 ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCES098B – MAY 1997 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

description

This 1-bit to 4-bit address register/driver is designed for 2.3-V to 3.6-V V_{CC} operation. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH16832 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input.

When \overline{SEL} is a logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of seven outputs.

When \overline{SEL} is a logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in the buffer mode.

When \overline{OE} is a logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is a logic high, the outputs are in the high-impedance state.

Neither \overline{SEL} nor \overline{OE} affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16832 is characterized for operation from -40°C to 85°C .

DGG PACKAGE
(TOP VIEW)

4Y1	1	64	1Y2
3Y1	2	63	2Y2
GND	3	62	GND
2Y1	4	61	3Y2
1Y1	5	60	4Y2
V_{CC}	6	59	V_{CC}
A1	7	58	1Y3
GND	8	57	2Y3
A2	9	56	GND
GND	10	55	3Y3
A3	11	54	4Y3
V_{CC}	12	53	GND
NC	13	52	V_{CC}
GND	14	51	GND
CLK	15	50	1Y4
$\overline{OE}1$	16	49	2Y4
$\overline{OE}2$	17	48	3Y4
\overline{SEL}	18	47	4Y4
GND	19	46	GND
A4	20	45	1Y5
A5	21	44	2Y5
V_{CC}	22	43	V_{CC}
GND	23	42	3Y5
A6	24	41	4Y5
GND	25	40	GND
A7	26	39	GND
V_{CC}	27	38	V_{CC}
4Y7	28	37	1Y6
3Y7	29	36	2Y6
GND	30	35	GND
2Y7	31	34	3Y6
1Y7	32	33	4Y6

NC – No internal connection

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH16832
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES098B – MAY 1997 – REVISED SEPTEMBER 1997

FUNCTION TABLE

INPUTS				OUTPUT
OE	SEL	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	73°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16832
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES098B – MAY 1997 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
ΔV/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 μA	2.3 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2	V	
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V		0.4		
		V _{IL} = 0.7 V	2.3 V		0.7		
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V		0.4		
		V _{IL} = 0.8 V	3 V		0.55		
I _{OL} = 24 mA	V _{IL} = 0.8 V	3 V		0.55			
I _I	V _I = V _{CC} or GND	3.6 V			±5	μA	
I _I (hold)	V _I = 0.7 V	2.3 V	45			μA	
	V _I = 1.7 V	2.3 V	-45				
	V _I = 0.8 V	3 V	75				
	V _I = 2 V	3 V	-75				
	V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			40	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			750	μA	
C _i	Control inputs	V _I = V _{CC} or GND			4.5	pF	
	Data inputs				5		
C _o	Outputs	V _O = V _{CC} or GND	3.3 V			7.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-361

SN74ALVCH16832
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES098B – MAY 1997 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK↑	2		2		1.6		ns
t _h	Hold time, A data after CLK↑	0.7		0.5		1.1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1.2	4	4.1	1.6	3.6	ns	
	CLK		1.1	4.5	4.4	1.5	3.9		
	SEL		1.3	5.2	5.2	1.7	4.4		
t _{en}	OE	Y	1.1	5.1	5	1.2	4.3	ns	
t _{dis}	OE	Y	1.4	5.5	4.7	1.6	4.5	ns	

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	119	132	pF
	Outputs enabled Outputs disabled		22	25	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHZ}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16832
1-TO-4 ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCES098B – MAY 1997 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162832 1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

description

This 1-bit to 4-bit address register/driver is designed for 2.3-V to 3.6-V V_{CC} operation. This device is ideal for use in applications in which a single address bus is driving four separate memory locations. The SN74ALVCH162832 can be used as a buffer or a register, depending on the logic level of the select (\overline{SEL}) input.

When \overline{SEL} is a logic high, the device is in the buffer mode. The outputs follow the inputs and are controlled by the two output-enable (\overline{OE}) controls. Each \overline{OE} controls two groups of seven outputs.

When \overline{SEL} is a logic low, the device is in the register mode. The register is an edge-triggered D-type flip-flop. On the positive transition of the clock (CLK) input, data at the A inputs is stored in the internal registers. \overline{OE} controls operate the same as in the buffer mode.

When \overline{OE} is a logic low, the outputs are in a normal logic state (high or low logic level). When \overline{OE} is a logic high, the outputs are in the high-impedance state.

Neither \overline{SEL} nor \overline{OE} affect the internal operation of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

DGG PACKAGE
(TOP VIEW)

4Y1	1	64	1Y2
3Y1	2	63	2Y2
GND	3	62	GND
2Y1	4	61	3Y2
1Y1	5	60	4Y2
V_{CC}	6	59	V_{CC}
A1	7	58	1Y3
GND	8	57	2Y3
A2	9	56	GND
GND	10	55	3Y3
A3	11	54	4Y3
V_{CC}	12	53	GND
NC	13	52	V_{CC}
GND	14	51	GND
CLK	15	50	1Y4
$\overline{OE1}$	16	49	2Y4
$\overline{OE2}$	17	48	3Y4
\overline{SEL}	18	47	4Y4
GND	19	46	GND
A4	20	45	1Y5
A5	21	44	2Y5
V_{CC}	22	43	V_{CC}
GND	23	42	3Y5
A6	24	41	4Y5
GND	25	40	GND
A7	26	39	GND
V_{CC}	27	38	V_{CC}
4Y7	28	37	1Y6
3Y7	29	36	2Y6
GND	30	35	GND
2Y7	31	34	3Y6
1Y7	32	33	4Y6

NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162832

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER

WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162832 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	\overline{SEL}	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162832

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	73°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	–6	mA
		$V_{CC} = 2.7$ V	–8	
		$V_{CC} = 3$ V	–12	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	6	mA
		$V_{CC} = 2.7$ V	8	
		$V_{CC} = 3$ V	12	
$\Delta V/\Delta t$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH162832
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
			2.3 V	1.9			
	I _{OH} = -4 mA, V _{IH} = 1.7 V	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	3 V	2.4			
	I _{OH} = -6 mA, V _{IH} = 2 V	V _{IH} = 2 V	2.7 V	2			
			3 V	2			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V	0.2			V
			2.3 V	0.4			
	I _{OL} = 4 mA, V _{IL} = 0.7 V	V _{IL} = 0.7 V	2.3 V	0.55			
		V _{IL} = 0.8 V	3 V	0.55			
	I _{OL} = 6 mA, V _{IL} = 0.8 V	V _{IL} = 0.8 V	2.7 V	0.6			
			3 V	0.8			
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			μA
			2.3 V	-45			
	V _I = 1.7 V		3 V	75			
			3 V	-75			
	V _I = 0.8 V		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4.5			pF
	Data inputs			5			
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	7.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, A data before CLK↑	2		2		1.6		ns
t _h	Hold time, A data after CLK↑	0.7		0.5		1.1		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162832
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1.1	4.7	4.8	1.5	4.3	ns	
	.CLK		1	5.3	5.3	1.4	4.7		
	.SEL		1.1	6	6.2	1.5	4.8		
t _{en}	$\overline{\text{OE}}$	Y	1	5.9	5.9	1.1	5.1	ns	
t _{dis}	$\overline{\text{OE}}$	Y	1.4	6.3	5.4	1.6	5.1	ns	

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	119	132	pF
	Outputs enabled		22	25	
	Outputs disabled				



SN74ALVCH162832
1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER
WITH 3-STATE OUTPUTS
 SCAS588C – MAY 1997 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PHZ}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74ALVCH162832

1-BIT TO 4-BIT ADDRESS REGISTER/DRIVER WITH 3-STATE OUTPUTS

SCAS588C – MAY 1997 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16835 18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES053D - SEPTEMBER 1995 - REVISED NOVEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 18-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}). The device operates in the transparent mode when the latch-enable (LE) input is high. The A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16835 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

NC	1	56	GND
NC	2	55	NC
Y1	3	54	A1
GND	4	53	GND
Y2	5	52	A2
Y3	6	51	A3
V_{CC}	7	50	V_{CC}
Y4	8	49	A4
Y5	9	48	A5
Y6	10	47	A6
GND	11	46	GND
Y7	12	45	A7
Y8	13	44	A8
Y9	14	43	A9
Y10	15	42	A10
Y11	16	41	A11
Y12	17	40	A12
GND	18	39	GND
Y13	19	38	A13
Y14	20	37	A14
Y15	21	36	A15
V_{CC}	22	35	V_{CC}
Y16	23	34	A16
Y17	24	33	A17
GND	25	32	GND
Y18	26	31	A18
\overline{OE}	27	30	CLK
LE	28	29	GND

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

3-373

SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES053D - SEPTEMBER 1995 - REVISED NOVEMBER 1997


FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	\uparrow	L	L
L	L	\uparrow	H	H
L	L	H	X	Y_0^\dagger
L	L	L	X	Y_0^\ddagger

\dagger Output level before the indicated steady-state input conditions were established, provided that CLK is high before LE goes low

\ddagger Output level before the indicated steady-state input conditions were established

logic symbol \S




\S This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES053D – SEPTEMBER 1995 – REVISED NOVEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SGES053D - SEPTEMBER 1995 - REVISED NOVEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3 \text{ V}$	-12	mA
		$V_{CC} = 2.7 \text{ V}$	-12	
		$V_{CC} = 3 \text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3 \text{ V}$	12	mA
		$V_{CC} = 2.7 \text{ V}$	12	
		$V_{CC} = 3 \text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES053D - SEPTEMBER 1995 - REVISED NOVEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3.5			pF
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		0	150	0	150	0	150	MHz	
t _w	Pulse duration	LE high	3.3		3.3		3.3		ns	
		CLK high or low	3.3		3.3		3.3			
t _{su}	Setup time	Data before CLK↑	2.2		2.1		1.7		ns	
		Data before LE↓	CLK high	1.9		1.6		1.5		
			CLK low	1.3		1.1		1		
t _h	Hold time	Data after CLK↑	0.6		0.6		0.7		ns	
		Data after LE↓	CLK high or low	1.4		1.7		1.4		



SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES053D - SEPTEMBER 1995 - REVISED NOVEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1	4.2	4.2	1	3.6	ns	
	LE		1.3	5	4.9	1.3	4.2		
	CLK		1.4	5.5	5.2	1.4	4.5		
t _{en}	\overline{OE}	Y	1.4	5.5	5.6	1.1	4.6	ns	
t _{dis}	\overline{OE}	Y	1	4.5	4.3	1.3	3.9	ns	

switching characteristics from 0°C to 65°C, C_L = 50 pF

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.15 V		UNIT
			MIN	MAX	
t _{pd}	CLK	Y	1.7	4.5	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	26	31	pF
	Outputs enabled		12	14	
	Outputs disabled				



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES053D SEPTEMBER 1995 - REVISED NOVEMBER 1997





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND

LOAD CIRCUIT



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH162835

18-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES121B - JULY 1997 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 18-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}). The device operates in the transparent mode when the latch-enable (LE) input is high. When LE is low, the A data is latched if the clock (CLK) input is held at a high or low logic level. If LE is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The output port includes equivalent 26-Ω series resistors to reduce overshoot and undershoot.

The SN74ALVCH162835 is characterized for operation from -40°C to 85°C.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

NC	1	56	GND
NC	2	55	NC
Y1	3	54	A1
GND	4	53	GND
Y2	5	52	A2
Y3	6	51	A3
V_{CC}	7	50	V_{CC}
Y4	8	49	A4
Y5	9	48	A5
Y6	10	47	A6
GND	11	46	GND
Y7	12	45	A7
Y8	13	44	A8
Y9	14	43	A9
Y10	15	42	A10
Y11	16	41	A11
Y12	17	40	A12
GND	18	39	GND
Y13	19	38	A13
Y14	20	37	A14
Y15	21	36	A15
V_{CC}	22	35	V_{CC}
Y16	23	34	A16
Y17	24	33	A17
GND	25	32	GND
Y18	26	31	A18
\overline{OE}	27	30	CLK
LE	28	29	GND

NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

Copyright © 1997, Texas Instruments Incorporated

3-381

SN74ALVCH162835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS


SCES121B - JULY 1997 - REVISED OCTOBER 1997

FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	LE	CLK	A	Y
H	X	X	X	Z
L	H	X	L	L
L	H	X	H	H
L	L	↑	L	L
L	L	↑	H	H
L	L	L or H	X	Y_0^\dagger

† Output level before the indicated steady-state input conditions were established

logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH162835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES121B – JULY 1997 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0.7	V
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3\text{ V}$	-6	mA
		$V_{CC} = 2.7\text{ V}$	-8	
		$V_{CC} = 3\text{ V}$	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.3\text{ V}$	6	mA
		$V_{CC} = 2.7\text{ V}$	8	
		$V_{CC} = 3\text{ V}$	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH162835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES121B - JULY 1997 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA				2.3 V to 3.6 V	V _{CC} -0.2		V
	I _{OH} = -4 mA		V _{IH} = 1.7 V		2.3 V	1.9		
	I _{OH} = -6 mA		V _{IH} = 1.7 V		2.3 V	1.7		
			V _{IH} = 2 V		3 V	2.4		
	I _{OH} = -8 mA		V _{IH} = 2 V		2.7 V	2		
I _{OH} = -12 mA		V _{IH} = 2 V		3 V	2			
V _{OL}	I _{OL} = 100 µA				2.3 V to 3.6 V			0.2
	I _{OL} = 4 mA		V _{IL} = 0.7 V		2.3 V			0.4
	I _{OL} = 6 mA		V _{IL} = 0.7 V		2.3 V			0.55
			V _{IL} = 0.8 V		3 V			0.55
	I _{OL} = 8 mA		V _{IL} = 0.8 V		2.7 V			0.6
I _{OL} = 12 mA		V _{IL} = 0.8 V		3 V			0.8	
I _I	V _I = V _{CC} or GND				3.6 V			±5
I _I (hold)	V _I = 0.7 V				2.3 V	45		µA
	V _I = 1.7 V				2.3 V	-45		
	V _I = 0.8 V				3 V	75		
	V _I = 2 V				3 V	-75		
	V _I = 0 to 3.6 V‡				3.6 V	±500		
I _{OZ}	V _O = V _{CC} or GND				3.6 V			±10
I _{CC}	V _I = V _{CC} or GND, I _O = 0				3.6 V			40
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				3 V to 3.6 V			750
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V		3.5		pF
	Data inputs					6		
C _o	Outputs	V _O = V _{CC} or GND		3.3 V		7		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	150		150		150		MHz	
t _w	Pulse duration	LE high		3.3		3.3		ns	
		CLK high or low		3.3		3.3			
t _{su}	Setup time	Data before CLK↑		2.2		2.1		1.7	
		Data before LE↓	CLK high		1.9		1.6		1.5
			CLK low		1.3		1.1		
t _h	Hold time	Data after CLK↑		0.6		0.6		0.7	
		Data after LE↓	CLK high or low		1.4		1.7		1.4



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-385

SN74ALVCH162835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES121B - JULY 1997 - REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1	5	5		1	4.2	ns
	LE		1.3	5.9	5.8	1.3	5.1		
	CLK		1.4	6.3	6.1	1.4	5.4		
t _{en}	\overline{OE}	Y	1.4	6.3	6.5		1.1	5.5	ns
t _{dis}	\overline{OE}	Y	1	4.7	4.9		1.3	4.5	ns


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			TYP	TYP	TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	Outputs enabled		36	41	pF
			Outputs disabled		12.5	14	







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	2 $\times V_{CC}$
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH162835
18-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES121B JULY 1997 REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES089B – OCTOBER 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. The A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16836 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

\overline{OE}	1	56	CLK
Y1	2	55	A1
Y2	3	54	A2
GND	4	53	GND
Y3	5	52	A3
Y4	6	51	A4
V_{CC}	7	50	V_{CC}
Y5	8	49	A5
Y6	9	48	A6
Y7	10	47	A7
GND	11	46	GND
Y8	12	45	A8
Y9	13	44	A9
Y10	14	43	A10
Y11	15	42	A11
Y12	16	41	A12
Y13	17	40	A13
GND	18	39	GND
Y14	19	38	A14
Y15	20	37	A15
Y16	21	36	A16
V_{CC}	22	35	V_{CC}
Y17	23	34	A17
Y18	24	33	A18
GND	25	32	GND
Y19	26	31	A19
Y20	27	30	A20
NC	28	29	\overline{LE}

NC – No internal connection

PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES089B - OCTOBER 1996 - REVISED SEPTEMBER 1997

FUNCTION TABLE


INPUTS				OUTPUT
\overline{OE}	\overline{LE}	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	H	X	Y_0^\dagger
L	H	L	X	Y_0^\ddagger

† Output level before the indicated steady-state input conditions were established, provided that CLK is high before \overline{LE} goes low

‡ Output level before the indicated steady-state input conditions were established

logic symbols§

PRODUCT PREVIEW




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES089B – OCTOBER 1996 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES089B OCTOBER 1996 REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3 \text{ V}$	-12	mA
		$V_{CC} = 2.7 \text{ V}$	-12	
		$V_{CC} = 3 \text{ V}$	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3 \text{ V}$	12	mA
		$V_{CC} = 2.7 \text{ V}$	12	
		$V_{CC} = 3 \text{ V}$	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT	
V_{OH}	$I_{OH} = -100 \mu\text{A}$	2.3 V to 3.6 V	$V_{CC} - 0.2$			V	
	$I_{OH} = -6 \text{ mA}$, $V_{IH} = 1.7 \text{ V}$	2.3 V	2				
	$I_{OH} = -12 \text{ mA}$	$V_{IH} = 1.7 \text{ V}$	2.3 V	1.7			
		$V_{IH} = 2 \text{ V}$	2.7 V	2.2			
			3 V	2.4			
	$I_{OH} = -24 \text{ mA}$, $V_{IH} = 2 \text{ V}$	3 V	2				
V_{OL}	$I_{OL} = 100 \mu\text{A}$	2.3 V to 3.6 V			0.2	V	
	$I_{OL} = 6 \text{ mA}$, $V_{IL} = 0.7 \text{ V}$	2.3 V			0.4		
	$I_{OL} = 12 \text{ mA}$	$V_{IL} = 0.7 \text{ V}$	2.3 V				0.7
		$V_{IL} = 0.8 \text{ V}$	2.7 V				0.4
		$I_{OL} = 24 \text{ mA}$, $V_{IL} = 0.8 \text{ V}$	3 V				0.55
I_I	$V_I = V_{CC}$ or GND	3.6 V			±5	μA	
I_{hold}	$V_I = 0.7 \text{ V}$	2.3 V	45		μA		
	$V_I = 1.7 \text{ V}$		-45				
	$V_I = 0.8 \text{ V}$	3 V	75				
	$V_I = 2 \text{ V}$		-75				
		$V_I = 0 \text{ to } 3.6 \text{ V}^\ddagger$	3.6 V	±500			
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V			±10	μA	
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V			40	μA	
ΔI_{CC}	One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND	3 V to 3.6 V			750	μA	
C_i	Control inputs	$V_I = V_{CC}$ or GND				pF	
	Data inputs						
C_o	Outputs	$V_O = V_{CC}$ or GND	3.3 V			pF	

† All typical values are at $V_{CC} = 3.3 \text{ V}$.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES089B - OCTOBER 1996 - REVISED SEPTEMBER 1997

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency							MHz
t_w	Pulse duration	\overline{LE} low						ns
		CLK high or low						
t_{su}	Setup time	Data before CLK \uparrow						ns
		Data before $\overline{LE}\uparrow$	CLK high					
			CLK low					
t_h	Hold time	Data after CLK \uparrow						ns
		Data after $\overline{LE}\uparrow$	CLK high or low					

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}									MHz
t_{pd}	A	Y							ns
	\overline{LE}								
	CLK								
t_{en}	\overline{OE}	Y							ns
t_{dis}	OE	Y							ns

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		UNIT
			TYP	TYP	TYP	TYP	
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 0,$	$f = 10\text{ MHz}$			pF
		Outputs disabled					


PRODUCT PREVIEW



SN74ALVCH16836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS





SCES089B - OCTOBER 1996 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PHL}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH162836 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS

SCES122B – JULY 1997 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Port Has Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Designed to Comply With JEDEC 168-Pin and 200-Pin SDRAM Buffered DIMM Specification
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 20-bit universal bus driver is designed for 2.3-V to 3.6-V V_{CC} operation.

Data flow from A to Y is controlled by the output-enable (\overline{OE}) input. The device operates in the transparent mode when the latch-enable (\overline{LE}) input is low. When \overline{LE} is high, the A data is latched if the clock (CLK) input is held at a high or low logic level. If \overline{LE} is high, the A data is stored in the latch/flip-flop on the low-to-high transition of CLK. When \overline{OE} is high, the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The output port includes equivalent 26- Ω series resistors to reduce overshoot and undershoot.

The SN74ALVCH162836 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS


SCES122B - JULY 1997 - REVISED OCTOBER 1997

FUNCTION TABLE

INPUTS				OUTPUT
OE	LE	CLK	A	Y
H	X	X	X	Z
L	L	X	L	L
L	L	X	H	H
L	H	↑	L	L
L	H	↑	H	H
L	H	L or H	X	Y ₀ †

† Output level before the indicated steady-state input conditions were established

logic symbol‡




‡ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5 V$
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74ALVCH162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS
 SCES122B – JULY 1997 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-6	mA
		V _{CC} = 2.7 V	-8	
		V _{CC} = 3 V	-12	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	6	mA
		V _{CC} = 2.7 V	8	
		V _{CC} = 3 V	12	
Δt/v	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74ALVCH162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES122B - JULY 1997 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA, V _{IH} = 1.7 V		2.3 V	1.9			
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	1.7			
	I _{OH} = -6 mA, V _{IH} = 2 V		3 V	2.4			
	I _{OH} = -8 mA, V _{IH} = 2 V		2.7 V	2			
I _{OH} = -12 mA, V _{IH} = 2 V		3 V	2				
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 4 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.55	
	I _{OL} = 6 mA, V _{IL} = 0.8 V		3 V			0.55	
	I _{OL} = 8 mA, V _{IL} = 0.8 V		2.7 V			0.6	
I _{OL} = 12 mA, V _{IL} = 0.8 V		3 V			0.8		
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _I (hold)	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	5.5		pF	
	Data inputs			6			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	8		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	150		150		150		MHz
t _w	Pulse duration	LE low		3.3	3.3	3.3		ns
		CLK high or low		3.3	3.3	3.3		
t _{su}	Setup time	Data before CLK↑		1.4	1.7	1.5		ns
		Data before LE↑	CLK high	1.2	1.6	1.3		
			CLK low	1.4	1.5	1.2		
t _h	Hold time	Data after CLK↑		0.9	0.9	0.9		ns
		Data after LE↑	CLK high or low	1.1	1.1	1.1		



SN74ALVCH162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES122B - JULY 1997 - REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	A	Y	1	3.8	4.6	1.2	4	ns	
	LE		1.1	4.9	6.1	1.4	5.1		
	CLK		1	4.5	5.5	1.1	5		
t _{en}	OE	Y	1.1	5.5	6.5	1.2	5.5	ns	
t _{dis}	OE	Y	1	4.2	5.2	1.7	5.1	ns	


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
			± 0.2 V	± 0.3 V	
			TYP	TYP	
C _{pd}	Power dissipation capacitance	C _L = 0, f = 10 MHz	31.5	36	pF
	Outputs enabled		8	10.5	
	Outputs disabled				







PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH162836
20-BIT UNIVERSAL BUS DRIVER
WITH 3-STATE OUTPUTS

SCES122B – JULY 1997 – REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

V_{CC} = 2.7 V AND 3.3 V ± 0.3 V




LOAD CIRCUIT


TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	6 V
t _{PHZ} /t _{PZH}	GND





**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{dis}.
 F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16841 20-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES043C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 20-bit bus-interface D-type latch is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH16841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ($1\overline{OE}$ or $2\overline{OE}$) input can be used to place the outputs of the corresponding 10-bit latch in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.


\overline{OE} does not affect the internal operation of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16841 is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES043C - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 10-bit latch)

INPUTS			OUTPUT Q
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES043C – JULY 1995 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 4.6 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	DGG package	81°C/W
	DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
t_r/t_f	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES043C – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP [†]	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA,	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.7 V	2.2			
		V _{IH} = 2 V	3 V	2.4			
I _{OH} = -24 mA,	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 μA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA,	V _{IL} = 0.7 V	2.3 V			0.4	
		V _{IL} = 0.7 V	2.3 V			0.7	
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V			0.4	
		V _{IL} = 0.8 V	3 V			0.55	
I _{OL} = 24 mA,	V _{IL} = 0.8 V	3 V					
I _I	V _I = V _{CC} or GND		3.6 V			±5	μA
I _I (hold)	V _I = 0.7 V		2.3 V	45			μA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V [‡]		3.6 V			±500	
I _{OZ}	V _O = V _{CC} or GND		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	4.5			pF
	Data inputs			6.5			
C _o	Outputs	V _O = V _{CC} or GND	3.3 V	7			pF

[†] Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

[‡] This is the bus-hold maximum dynamic current required to switch the input from one state to another.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high or low	3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↑	0.9		0.7		1.1		ns
t _h	Hold time, data after LE↑	1.2		1.5		1.1		ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	1	5	4.7		1.2	3.9	ns
	LE		1	5.6	5.1		1	4.3	
t _{en}	OE	Q	1	6.2	6		1	4.9	ns
t _{dis}	OE	Q	1.1	5.3	4.3		1.3	4.1	ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCES043C - JULY 1995 - REVISED SEPTEMBER 1997

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	$V_{CC} = 2.5\text{ V}$ $\pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$	UNIT
			TYP	TYP	
C_{pd} Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	12	20	pF
	Outputs disabled		1	3	



SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS



SCES043C - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms



SN74ALVCH16841
20-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCE5043C – JULY 1995 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.7 V AND 3.3 V ± 0.3 V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms




SN74ALVCH16863 18-BIT TRANSCEIVER WITH 3-STATE OUTPUTS

SCES060A – DECEMBER 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE (TOP VIEW)



description

This 18-bit bus transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16863 is an 18-bit noninverting transceiver designed for synchronous communication between data buses. The control-function implementation minimizes external timing requirements.

The SN74ALVCH16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (\overline{OEAB} or \overline{OEBA}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16863 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 9-bit section)

INPUTS		OPERATION
\overline{OEAB}	\overline{OEBA}	
H	L	B data to A bus
L	H	A data to B bus
H	H	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

3-413

SN74ALVCH16863
18-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS



SCES060A DECEMBER 1995 REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16863
18-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES060A - DECEMBER 1995 - REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16863
18-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES060A - DECEMBER 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA	V _{IH} = 1.7 V	2.3 V	1.7			
		V _{IH} = 2 V	2.7 V	2.2			
	I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2.4			
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V			0.7	
		V _{IL} = 0.8 V	2.7 V			0.4	
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _I (hold)	V _I = 0.7 V		2.3 V			45	µA
	V _I = 1.7 V					-45	
	V _I = 0.8 V		3 V			75	
	V _I = 2 V					-75	
	V _I = 0 to 3.6 V†		3.6 V			±500	
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V. Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			3.5	pF
	Data inputs					6	
C _{io}	A or B ports		3.3 V			7.5	pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A or B	B or A	1	4.1			4	1	3.4	ns
t _{en}	<u>OEAB</u> or <u>OEBA</u>	A or B	1	5.7			5.8	1	4.7	ns
t _{dis}	<u>OEAB</u> or <u>OEBA</u>	A or B	1.3	5.5			4.7	1.4	4.2	ns

operating characteristics, T_A = 25°C


PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	21	30	pF
		Outputs disabled	2	3	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
D. The outputs are measured one at a time with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH16863
18-BIT TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES060A DECEMBER 1995 - REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74ALVCH16901

18-BIT UNIVERSAL BUS TRANSCEIVER WITH PARITY GENERATORS/CHECKERS

SCES010C – JULY 1995 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus+™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Simultaneously Generates and Checks Parity
- Option to Select Generate Parity and Check or Feed-Through Data/Parity in A-to-B or B-to-A Directions
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Packaged in Thin Shrink Small-Outline Package

DGG PACKAGE
(TOP VIEW)

1CLKENAB	1	64	1CLKENBA
LEAB	2	63	LEBA
CLKAB	3	62	CLKBA
1ERRA	4	61	1ERRB
1APAR	5	60	1BPARG
GND	6	59	GND
1A1	7	58	1B1
1A2	8	57	1B2
1A3	9	56	1B3
V _{CC}	10	55	V _{CC}
1A4	11	54	1B4
1A5	12	53	1B5
1A6	13	52	1B6
GND	14	51	GND
1A7	15	50	1B7
1A8	16	49	1B8
2A1	17	48	2B1
2A2	18	47	2B2
GND	19	46	GND
2A3	20	45	2B3
2A4	21	44	2B4
2A5	22	43	2B5
V _{CC}	23	42	V _{CC}
2A6	24	41	2B6
2A7	25	40	2B7
2A8	26	39	2B8
GND	27	38	GND
2APAR	28	37	2BPARG
2ERRA	29	36	2ERRB
OEAB	30	35	OEBAG
SEL	31	34	ODD/EVEN
2CLKENAB	32	33	2CLKENBA

description

This 18-bit (dual-octal) noninverting registered transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16901 is a dual 9-bit to dual 9-bit parity transceiver with registers. The device can operate as a feed-through transceiver or it can generate/check parity from the two 8-bit data buses in either direction.

The SN74ALVCH16901 features independent clock (CLKAB or CLKBA), latch-enable (LEAB or LEBA), and dual 9-bit clock-enable (CLKENAB or CLKENBA) inputs. It also provides parity-enable (SEL) and parity-select (ODD/EVEN) inputs and separate error-signal (ERRA or ERRB) outputs for checking parity. The direction of data flow is controlled by OEAB and OEBAG. When SEL is low, the parity functions are enabled. When SEL is high, the parity functions are disabled and the device acts as an 18-bit registered transceiver.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16901 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus+, EPIC, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS

SCES010C - JULY 1995 - REVISED SEPTEMBER 1997

Function Tables

FUNCTION†					OUTPUT B
INPUTS					
CLKENAB	OEAB	LEAB	CLKAB	A	
X	H	X	X	X	Z
X	L	H	X	L	L
X	L	H	X	H	H
H	L	L	X	X	B ₀ ‡
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	L	L	X	B ₀ ‡
L	L	L	H	X	B ₀ §

† A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKENBA.

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low

PARITY ENABLE

INPUTS			OPERATION OR FUNCTION	
SEL	OEBA	OEAB		
L	H	L	Parity is checked on port A and is generated on port B.	
L	L	H	Parity is checked on port B and is generated on port A.	
L	H	H	Parity is checked on port B and port A.	
L	L	L	Parity is generated on port A and B if device is in FF mode.	
H	L	L	Parity functions are disabled; device acts as a standard 18-bit registered transceiver.	
H	L	H		Q _A data to B, Q _B data to A
H	H	L		Q _A data to B
H	H	H		Isolation



SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS

SCES010C – JULY 1995 – REVISED SEPTEMBER 1997

Function Tables (Continued)

PARITY												
INPUTS						OUTPUTS						
SEL	OEBA	OEAB	ODD/EVEN	Σ OF INPUTS A1–A8 = H	Σ OF INPUTS B1–B8 = H	APAR	BPAR	APAR	ERRA	BPAR	ERRB	
L	H	L	L	0, 2, 4, 6, 8	N/A	L	N/A	N/A	H	L	Z	
L	H	L	L	1, 3, 5, 7	N/A	L	N/A	N/A	L	H	Z	
L	H	L	L	0, 2, 4, 6, 8	N/A	H	N/A	N/A	L	L	Z	
L	H	L	L	1, 3, 5, 7	N/A	H	N/A	N/A	H	H	Z	
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	L	L	Z	N/A	H	
L	L	H	L	N/A	1, 3, 5, 7	N/A	L	H	Z	N/A	L	
L	L	H	L	N/A	0, 2, 4, 6, 8	N/A	H	L	Z	N/A	L	
L	L	H	L	N/A	1, 3, 5, 7	N/A	H	H	Z	N/A	H	
L	H	L	H	0, 2, 4, 6, 8	N/A	L	N/A	N/A	L	H	Z	
L	H	L	H	1, 3, 5, 7	N/A	L	N/A	N/A	H	L	Z	
L	H	L	H	0, 2, 4, 6, 8	N/A	H	N/A	N/A	H	H	Z	
L	H	L	H	1, 3, 5, 7	N/A	H	N/A	N/A	L	L	Z	
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	L	L	H	Z	N/A	H
L	L	H	H	N/A	1, 3, 5, 7	N/A	L	L	L	Z	N/A	L
L	L	H	H	N/A	0, 2, 4, 6, 8	N/A	H	H	H	Z	N/A	H
L	L	H	H	N/A	1, 3, 5, 7	N/A	H	H	L	Z	N/A	L
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	L	L	Z	H	Z	H	
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	L	L	Z	L	Z	L	
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	L	Z	L	
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	H	Z	H	
L	H	H	L	0, 2, 4, 6, 8	0, 2, 4, 6, 8	H	H	Z	H	Z	H	
L	H	H	L	1, 3, 5, 7	1, 3, 5, 7	H	H	Z	L	Z	L	
L	L	L	L	N/A	N/A	N/A	N/A	PE†	Z	PE†	Z	
L	L	L	H	N/A	N/A	N/A	N/A	PO‡	Z	PO‡	Z	


† Parity output is set to the level so that the specific bus side is set to even parity.

‡ Parity output is set to the level so that the specific bus side is set to odd parity.



SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS
 SCES010C – JULY 1995 – REVISED SEPTEMBER 1997

functional block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3)	73°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This value is limited to 4.6 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS
SCE5010C – JULY 1995 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V	1.7	V
		V _{CC} = 2.7 V to 3.6 V	2	
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V	0.7	V
		V _{CC} = 2.7 V to 3.6 V	0.8	
V _I	Input voltage	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.3 V	-12	mA
		V _{CC} = 2.7 V	-12	
		V _{CC} = 3 V	-24	
I _{OL}	Low-level output current	V _{CC} = 2.3 V	12	mA
		V _{CC} = 2.7 V	12	
		V _{CC} = 3 V	24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS

SCES010C JULY 1995 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA	V _{IH} = 1.7 V	2.3 V	2			
		V _{IH} = 1.7 V	2.3 V	1.7			
	I _{OH} = -12 mA	V _{IH} = 2 V	2.7 V	2.2			
			3 V	2.4			
I _{OH} = -24 mA	V _{IH} = 2 V	3 V	2				
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V	0.2			V
	I _{OL} = 6 mA	V _{IL} = 0.7 V	2.3 V	0.4			
		V _{IL} = 0.7 V	2.3 V	0.7			
	I _{OL} = 12 mA	V _{IL} = 0.8 V	2.7 V	0.4			
			3 V	0.55			
I _{OL} = 24 mA	V _{IL} = 0.8 V	3 V	0.55				
I _I	V _I = V _{CC} or GND		3.6 V	±5			µA
I _I (hold)	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V			-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V			-75			
	V _I = 0 to 3.6 V†		3.6 V	±500			
I _{OZ} ‡	V _O = V _{CC} or GND		3.6 V	±10			µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V	40			µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	750			µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	3			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V	7.5			pF
C _o	ERR ports	V _O = V _{CC} or GND	3.3 V	6			pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	125	0	125	0	125	MHz
t _w	Pulse duration	CLK↑	3	3	3			ns
		LE high	3	3	3			
t _{su}	Setup time	A, APAR or B, BPAR before CLK↑	1.9	2	1.7			ns
		CLKEN before CLK↑	2.1	2.1	1.7			
		A, APAR or B, BPAR before LE↓	1.4	1.3	1.2			
t _h	Hold time	A, APAR or B, BPAR after CLK↑	0.4	0.4	0.5			ns
		CLKEN after CLK↑	0.5	0.5	0.7			
		A, APAR or B, BPAR after LE↓	0.9	1.1	0.9			



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS

SCES010C – JULY 1995 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}			125		125		125		MHz
t _{pd}	A or B	B or A	1	5.2	4.8	1	4.4	ns	
		BPAR or APAR	2	8.9	7.6	2	6.7		
	APAR or BPAR	BPAR or APAR	1	5.7	5.2	1	4.7		
		ERRA or ERRB	2	9.7	8.7	2	7.5		
	ODD/EVEN	ERRA or ERRB	1.5	8.7	7.9	1.5	6.8		
		BPAR or APAR	1.5	8.3	7.6	1.5	6.5		
	SEL	BPAR or APAR	1	6.1	5.9	1	5.1		
	CLKAB or CLKBA	A or B	1	6.4	5.8	1	5.1		
		BPAR or APAR parity feedthrough	1.5	7.1	6.3	1.5	5.6		
		BPAR or APAR parity generated	2.5	10.2	8.7	2	7.7		
		ERRA or ERRB	2.5	10.5	8.9	2	7.9		
	LEAB or LEBA	A or B	1	6	5.5	1	4.8		
		BPAR or APAR parity feedthrough	1.5	6.7	6	1.5	5.3		
		BPAR or APAR parity generated	2.5	9.8	8.3	2	7.4		
		ERRA or ERRB	2.5	9.9	8.5	2	7.5		
	t _{en}	OEAB or OEBA	B, BPAR or A, APAR	1.4	6.3	6.1	1		5.3
t _{dis}	OEAB or OEBA	B, BPAR or A, APAR	1.3	6.1	5.2	1.5	4.9	ns	
t _{en}	OEAB or OEBA	ERRA or ERRB	1.4	6.2	5.5	1	4.9	ns	
t _{dis}	OEAB or OEBA	ERRA or ERRB	1.3	7.3	6.5	1	5.7	ns	
t _{en}	SEL	ERRA or ERRB	1.4	6.7	6.5	1	5.5	ns	
t _{dis}	SEL	ERRA or ERRB	1.3	6.4	5.4	1.5	4.9	ns	


operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
			TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	22	27	pF
		Outputs disabled	5	8	




SN74ALVCH16901
18-BIT UNIVERSAL BUS TRANSCEIVER
WITH PARITY GENERATORS/CHECKERS
 SCES010C - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PHL}	GND




**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES**



**VOLTAGE WAVEFORMS
 PULSE DURATION**




**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is high except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74ALVCH16952 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCES011C - JULY 1995 - REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages

description

This 16-bit registered transceiver is designed for 2.3-V to 3.6-V V_{CC} operation.

The SN74ALVCH16952 contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH16952 is characterized for operation from -40°C to 85°C .

DGG, DGV, OR DL PACKAGE
(TOP VIEW)

$\overline{1OEAB}$	1	56	$\overline{1OEBA}$
1CLKAB	2	55	1CLKBA
1CLKENAB	3	54	1CLKENBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2CLKENAB	26	31	2CLKENBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2OEBA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74ALVCH16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES011C – JULY 1995 – REVISED OCTOBER 1997

FUNCTION TABLE†

INPUTS				OUTPUT B
CLKENAB	CLKAB	OEAB	A	
H	X	L	X	B ₀ ‡
X	L	L	X	B ₀ ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.


‡ Level of B before the indicated steady-state input conditions were established



SN74ALVCH16952
16-BIT REGISTERED TRANSCIEVER
WITH 3-STATE OUTPUTS

SCES011C - JULY 1995 - REVISED OCTOBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16952
16-BIT REGISTERED TRANSEIVER
WITH 3-STATE OUTPUTS

SCES011C - JULY 1995 - REVISED OCTOBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74ALVCH16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES011C – JULY 1995 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 4.6 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DGV package	86°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	2.3	3.6	V
V_{IH}	High-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	1.7	V
		$V_{CC} = 2.7$ V to 3.6 V	2	
V_{IL}	Low-level input voltage	$V_{CC} = 2.3$ V to 2.7 V	0.7	V
		$V_{CC} = 2.7$ V to 3.6 V	0.8	
V_I	Input voltage	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.3$ V	-12	mA
		$V_{CC} = 2.7$ V	-12	
		$V_{CC} = 3$ V	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.3$ V	12	mA
		$V_{CC} = 2.7$ V	12	
		$V_{CC} = 3$ V	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74ALVCH16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES011C – JULY 1995 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA		2.3 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -6 mA, V _{IH} = 1.7 V		2.3 V	2			
	I _{OH} = -12 mA		V _{IH} = 1.7 V	2.3 V	1.7		
			V _{IH} = 2 V	2.7 V	2.2		
			3 V	2.4			
I _{OH} = -24 mA, V _{IH} = 2 V		3 V	2				
V _{OL}	I _{OL} = 100 µA		2.3 V to 3.6 V			0.2	V
	I _{OL} = 6 mA, V _{IL} = 0.7 V		2.3 V			0.4	
	I _{OL} = 12 mA		V _{IL} = 0.7 V	2.3 V		0.7	
			V _{IL} = 0.8 V	2.7 V		0.4	
	I _{OL} = 24 mA, V _{IL} = 0.8 V		3 V			0.55	
I _I	V _I = V _{CC} or GND		3.6 V			±5	µA
I _{I(hold)}	V _I = 0.7 V		2.3 V	45			µA
	V _I = 1.7 V		2.3 V	-45			
	V _I = 0.8 V		3 V	75			
	V _I = 2 V		3 V	-75			
	V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{OZ} §	V _O = V _{CC} or GND		3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			40	µA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V			750	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			3.5	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			8.5	pF

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	0	150	MHz
t _w	Pulse duration		CLKEN high		3.3	3.3	3.3		ns
			CLK high or low		3.3	3.3	3.3		
t _{su}	Setup time		Data before CLK		1.7	1.9	1.5		ns
			CLKEN before CLK		1.2	1	1		
t _h	Hold time		Data after CLK		0.6	0.6	0.8		ns
			CLKEN after CLK		1.1	0.9	1.1		



SN74ALVCH16952
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES011C - JULY 1995 - REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		MHz
t _{pd}	CLK	A or B	1	4.1	4.6		1	3.9	ns
t _{en}	\overline{OEBA} or \overline{OEAB}	A or B	1	5.4	5.3		1	4.4	ns
t _{dis}	\overline{OEBA} or \overline{OEAB}	A or B	1	5.3	4.4		1.1	4	ns

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC} = 2.5 V ± 0.2 V	V _{CC} = 3.3 V ± 0.3 V	UNIT
				TYP	TYP	
C _{pd}	Power dissipation capacitance	Outputs enabled	C _L = 0, f = 10 MHz	53	71	pF
		Outputs disabled		34	40	




SN74ALVCH16952
16-BIT REGISTER TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES011C - JULY 1995 - REVISED OCTOBER 1997


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5 V \pm 0.2 V$




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	2 $\times V_{CC}$
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES


- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.7 V AND 3.3 V ± 0.3 V



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	6 V
t _{PHZ} /t _{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 2. Load Circuit and Voltage Waveforms

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents


	Page
SN54/74LVT125	3.3-V ABT Quadruple Bus Buffers With 3-State Outputs 4-3
SN54/74LVTH125	3.3-V ABT Quadruple Bus Buffers With 3-State Outputs 4-9
SN54/74LVTH240	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-15
SN54/74LVT240A	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-21
SN54/74LVTH241	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-27
SN54/74LVTH244A	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-33
SN54/74LVTH244B	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-39
SN54/74LVTH245A	3.3-V ABT Octal Bus Transceivers With 3-State Outputs 4-45
SN54/74LVTH2245	3.3-V ABT Octal Bus Transceivers With 3-State Outputs 4-51
SN54/74LVT245B	3.3-V ABT Octal Bus Transceivers With 3-State Outputs 4-57
SN54/74LVTH273	3.3-V ABT Octal D-Type Flip-Flops With Clear 4-63
SN54/74LVTH373	3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 4-69
SN54/74LVTH374	3.3-V ABT Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 4-75
SN54/74LVTH540	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-81
SN54/74LVTH541	3.3-V ABT Octal Buffers/Drivers With 3-State Outputs 4-87
SN54/74LVTH543	3.3-V ABT Octal Registered Transceivers With 3-State Outputs . . 4-93
SN54/74LVTH573	3.3-V ABT Octal Transparent D-Type Latches With 3-State Outputs 4-101
SN54/74LVTH574	3.3-V ABT Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 4-107
SN54/74LVTH646	3.3-V ABT Octal Bus Transceivers and Registers With 3-State Outputs 4-113
SN54/74LVTH652	3.3-V ABT Octal Bus Transceivers and Registers With 3-State Outputs 4-123
SN54/74LVTH2952	3.3-V ABT Octal Bus Transceivers and Registers With 3-State Outputs 4-133

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133D – MAY 1992 – REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVT125 ... J PACKAGE
SN74LVT125 ... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVT125 ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVT125 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT125 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT125 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1995, Texas Instruments Incorporated

SN54LVT125, SN74LVT125


3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS133D – MAY 1992 – REVISED JULY 1995

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT125	96 mA
SN74LVT125	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT125	48 mA
SN74LVT125	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T_{stg}	–65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

 TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS

SCBS133D – MAY 1992 – REVISED JULY 1995

recommended operating conditions (see Note 4)

		SN54LVT125		SN74LVT125		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT125		SN74LVT125		UNIT
			MIN	TYP†	MAX	MIN	
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA		-1.2		-1.2		V
V _{OH}	V _{CC} = MIN to MAX‡, I _{OH} = -100 μA		V _{CC} - 0.2		V _{CC} - 0.2		V
	V _{CC} = 2.7 V, I _{OH} = -8 mA		2.4		2.4		
	V _{CC} = 3 V, I _{OH} = -24 mA		2				
V _{OL}	V _{CC} = 2.7 V, I _{OL} = 100 μA		0.2		0.2		V
	I _{OL} = 24 mA		0.5		0.5		
	V _{CC} = 3 V, I _{OL} = 16 mA		0.4		0.4		
	I _{OL} = 32 mA		0.5		0.5		
	I _{OL} = 48 mA		0.55		0.55		
I _I	V _{CC} = 0 or MAX‡, V _I = 5.5 V		10		10		μA
	V _{CC} = 3.6 V	V _I = V _{CC} or GND	Control inputs		±1		
		V _I = V _{CC}	Data inputs		1		
		V _I = 0			-5		
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100		μA
I _I (hold)	V _{CC} = 3 V, V _I = 0.8 V		75		75		μA
	V _I = 2 V		-75		-75		
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V		5		5		μA
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V		-5		-5		μA
I _{CC}	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		0.12 0.19		mA
			Outputs low		4.5 7		
			Outputs disabled		0.12 0.19		
ΔI _{CC} §	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.3		0.2		mA
C _I	V _I = 3 V or 0		4		4		pF
C _O	V _O = 3 V or 0		8		8		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT125, SN74LVT125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS133D – MAY 1992 – REVISED JULY 1995

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT125				SN74LVT125				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	4.2		4.7	1	2.7	4		4.5	ns
t_{PHL}			1	4.1		5.1	1	2.9	3.9		4.9	
t_{PZH}	$\overline{\text{OE}}$	Y	1	4.9		6.2	1	3.4	4.7		6	ns
t_{PZL}			1.1	4.9		6.7	1.1	3.4	4.7		6.5	
t_{PHZ}	$\overline{\text{OE}}$	Y	1.8	5.3		5.9	1.8	3.7	5.1		5.7	ns
t_{PLZ}			1.3	4.7		4.2	1.3	2.6	4.5		4	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT125, SN74LVT125 3.3-V ABT QUADRUPLER BUS BUFFERS WITH 3-STATE OUTPUTS


SCBS133D – MAY 1992 – REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH125, SN74LVTH125 3.3-V ABT QUADRUPLE BUS BUFFERS WITH 3-STATE OUTPUTS


1
SCBS703 – AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVTH125...J PACKAGE
SN74LVTH125...D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVTH125...FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

These bus buffers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH125 feature independent line drivers with 3-state outputs. Each output is in the high-impedance state when the associated output-enable (\overline{OE}) input is high.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH125 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH125 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

PRODUCT PREVIEW


SN54LVTH125, SN74LVTH125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS703 - AUGUST 1997

FUNCTION TABLE
 (each buffer)


INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, and PW packages.

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, and PW packages.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH125, SN74LVTH125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS703 – AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH125	96 mA
SN74LVTH125	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH125	48 mA
SN74LVTH125	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH125		SN74LVTH125		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	–24		–32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta V/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN54LVTH125, SN74LVTH125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS703 – AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH125		SN74LVTH125		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V	
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$			V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4		2.4				
	$V_{CC} = 3\text{ V}$	2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$		0.55		0.55		
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA	
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1		± 1		
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$ $V_I = 0$		1 -5		1 -5		
I_{off}	$V_{CC} = 0$, Data inputs	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA	
$I_{I(hold)}$	Data inputs	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		75	μA	
			$V_I = 2\text{ V}$	-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_O = 3\text{ V}$		5		5	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_O = 0.5\text{ V}$		-5		-5	μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 50		± 50	μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 50		± 50	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.12	0.19	0.12	0.19	mA
		Outputs low		4.5	7	4.5	7	
		Outputs disabled		0.12	0.19	0.12	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.3		0.2	mA	
C_i	$V_I = 3\text{ V or }0$			4		4	pF	
C_o	$V_O = 3\text{ V or }0$			8		8	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN54LVTH125, SN74LVTH125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS

SCBS703 - AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH125				SN74LVTH125				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	4.2		4.7	1	2.7	4		4.5	ns
t_{PHL}				1	4.1		5.1	1	2.9	3.9		
t_{PZH}	\overline{OE}	Y	1	4.9		6.2	1	3.4	4.7		6	ns
t_{PZL}				1.1	4.9		6.7	1.1	3.4	4.7		
t_{PHZ}	\overline{OE}	Y	1.8	5.3		5.9	1.8	3.7	5.1		5.7	ns
t_{PLZ}				1.3	4.7		4.2	1.3	2.6	4.5		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.


PRODUCT PREVIEW



SN54LVTH125, SN74LVTH125
3.3-V ABT QUADRUPLE BUS BUFFERS
WITH 3-STATE OUTPUTS


SCBS703 – AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH240, SN74LVTH240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCS679A - DECEMBER 1996 - REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

SN54LVTH240...J PACKAGE
SN74LVTH240...DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH240...FK PACKAGE
(TOP VIEW)



description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH240 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH240, SN74LVTH240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS679A - DECEMBER 1996 - REVISED AUGUST 1997

FUNCTION TABLE
 (each buffer)


INPUTS		OUTPUT
OE	A	Y
L	H	L
L	L	H
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH240, SN74LVTH240

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679A – DECEMBER 1996 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH240	96 mA
SN74LVTH240	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH240	48 mA
SN74LVTH240	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115 °C/W
DW package	97 °C/W
PW package	128 °C/W
Storage temperature range, T_{stg}	-65 °C to 150 °C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH240		SN74LVTH240		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		µs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH240, SN74LVTH240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS679A – DECEMBER 1996 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH240		SN74LVTH240		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55		0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$			10		10	μA
	Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$			± 1		± 1	
	Data inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$			1		1	
	$V_{CC} = 3.6\text{ V}$, $V_I = 0$			-5		-5	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_{I(\text{hold})}$	Data inputs $V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$		75		75	μA
		$V_I = 2\text{ V}$		-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
I_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_I	$V_I = 3\text{ V or }0$			3		3	pF
C_O	$V_O = 3\text{ V or }0$			7		7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH240, SN74LVTH240 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS679A - DECEMBER 1996 - REVISED AUGUST 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH240				SN74LVTH240				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.9	4.7		1.1	2.2	3.8	4.6		ns
t_{PHL}			1.2	4.2	4.3		1.3	2.6	4	4.2		
t_{PZH}	\overline{OE}	Y	1	4.7	5.7		1.1	2.6	4.6	5.6		ns
t_{PZL}			1.3	4.6	5.2		1.4	2.7	4.4	5		
t_{PHZ}	\overline{OE}	Y	1.9	4.6	4.8		2	2.9	4.4	4.6		ns
t_{PLZ}			1.7	4.7	4.7		1.8	3	4.3	4.3		

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH240, SN74LVTH240
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS679A - DECEMBER 1996 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT240A, SN74LVT240A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs

description


These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are organized as two 4-bit buffer/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVT240A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT240A is characterized for operation from -40°C to 85°C .

SN54LVT240A . . . J PACKAGE
SN74LVT240A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT240A . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVT240A, SN74LVT240A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

FUNCTION TABLE
 (each buffer)


INPUTS		OUTPUT
O _E	A	Y
L	H	L
L	L	H
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT240A, SN74LVT240A

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134H – SEPTEMBER 1992 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT240A	96 mA
SN74LVT240A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT240A	48 mA
SN74LVT240A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVT240A		SN74LVT240A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			5	5	ns/V
				Outputs enabled		
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT240A, SN74LVT240A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS134H - SEPTEMBER 1992 - REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVT240A			SN74LVT240A			UNIT
		MIN	TYPT†	MAX	MIN	TYPT†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$		0.55				
	$I_{OL} = 64\text{ mA}$				0.55			
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$			10		10	μA	
	Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$			± 1		± 1		
	Data inputs $V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$		1		1		
		$V_I = 0$		-5		-5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA	
		Outputs low		5		5		
		Outputs disabled		0.19		0.19		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA	
C_I	$V_I = 3\text{ V or }0$			4		4	pF	
C_O	$V_O = 3\text{ V or }0$			7		7	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVT240A, SN74LVT240A

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS134H – SEPTEMBER 1992 – REVISED AUGUST 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT240A				SN74LVT240A				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.9		4.7	1.1	2.2	3.8		4.6	ns
t_{PHL}			1.2	4.2		4.3	1.3	2.6	4		4.2	
t_{PZH}	\overline{OE}	Y	1	4.7		5.7	1.1	2.6	4.6		5.6	ns
t_{PZL}			1.3	4.6		5.2	1.4	2.7	4.4		5	
t_{PHZ}	\overline{OE}	Y	1.9	4.6		4.8	2	2.9	4.4		4.6	ns
t_{PLZ}			1.7	4.7		4.7	1.8	3	4.3		4.3	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT240A, SN74LVT240A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS134H – SEPTEMBER 1992 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH241, SN74LVTH241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCAS352E – MARCH 1994 – REVISED AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs**

SN54LVTH241 ... J PACKAGE
SN74LVTH241 ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH241 ... FK PACKAGE
(TOP VIEW)



description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, with the capability to provide a TTL interface to a 5-V system environment.

The LVTH241 are organized as two 4-bit line drivers with separate output-enable ($10E$, $2OE$) inputs. When $10E$ is low or $2OE$ is high, the devices pass data from the A inputs to the Y outputs. When $10E$ is high or $2OE$ is low, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54LVTH241 is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVTH241 is characterized for operation from -40° C to 85° C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH241, SN74LVTH241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCAS352E - MARCH 1994 - REVISED AUGUST 1997

FUNCTION TABLES

INPUTS		OUTPUT
1OE	1A	1Y
L	H	H
L	L	L
H	X	Z


INPUTS		OUTPUT
2OE	2A	2Y
H	H	H
H	L	L
L	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH241, SN74LVTH241 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS352E - MARCH 1994 - REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH241	96 mA
SN74LVTH241	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH241	48 mA
SN74LVTH241	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH241		SN74LVTH241		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH241, SN74LVTH241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS352E – MARCH 1994 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH241			SN74LVTH241			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2	V
		$I_{OL} = 24\text{ mA}$		0.5			0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4			0.4	
		$I_{OL} = 32\text{ mA}$		0.5			0.5	
		$I_{OL} = 48\text{ mA}$		0.55			0.55	
I_I	Control inputs $V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$			10			10	μA
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		+1			+1	
	Data inputs $V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$		1			1	
		$V_I = 0$		-5			-5	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$						+100	μA
$I_I(\text{hold})$	Data inputs $V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		75			μA
		$V_I = 2\text{ V}$	-75		-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5			5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5			-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care			± 100			± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care			± 100			± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19			0.19	mA
		Outputs low		5			5	
		Outputs disabled		0.19			0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2			0.2	mA
C_i	$V_I = 3\text{ V or }0$			3			3	pF
C_o	$V_O = 3\text{ V or }0$			7			7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH241, SN74LVTH241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS352E – MARCH 1994 – REVISED AUGUST 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH241				SN74LVTH241				UNIT	
			$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.7	4		1.1	2.3	3.5	3.9		
t_{PHL}			1.2	3.5	3.7		1.3	2.2	3.4	3.6		
t_{PZH}	\overline{OE} or OE	Y	1	4.6	5.5		1.1	2.7	4.5	5.4		
t_{PZL}			1.3	4.6	5.1		1.4	2.9	4.4	5		
t_{PHZ}	\overline{OE} or OE	Y	1.5	4.7	5.5		1.6	2.8	4.5	5.3		
t_{PLZ}			1.7	5	5.5		1.8	3	4.7	5.2		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH241, SN74LVTH241
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCAS352E MARCH 1994 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH244A, SN74LVTH244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCAS586A – DECEMBER 1996 – REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVTH244A . . . J OR W PACKAGE
SN74LVTH244A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH244A . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH244A are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH244A, SN74LVTH244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS586A – DECEMBER 1996 – REVISED AUGUST 1997

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH244A, SN74LVTH244A 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS586A – DECEMBER 1996 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH244A	96 mA
SN74LVTH244A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH244A	48 mA
SN74LVTH244A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH244A		SN74LVTH244A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta V/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH244A, SN74LVTH244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS586A – DECEMBER 1996 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH244A			SN74LVTH244A			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$ $I_{OH} = -32\text{ mA}$			2 2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2		V
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$ $I_{OL} = 64\text{ mA}$		0.55		0.55		
I_I	Control inputs	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10		10		μA
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1		
	Data inputs	$V_{CC} = 3.6\text{ V}$		1 -5		1 -5		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100		μA
$I_I(\text{hold})$	A inputs	$V_{CC} = 3\text{ V}$		75 -75		75 -75		μA
		$V_I = 0.8\text{ V}$ $V_I = 2\text{ V}$						
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5		μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5		μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100		μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19		mA
		Outputs low		5		5		
		Outputs disabled		0.19		0.19		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2		mA
C_i	$V_I = 3\text{ V or }0$			3		3		pF
C_O	$V_O = 3\text{ V or }0$			7		7		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH244A, SN74LVTH244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS586A – DECEMBER 1996 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH244A				SN74LVTH244A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.6	3.9		1.1	2.3	3.5	3.8		ns
t_{PHL}			1.2	3.4	3.6		1.3	2.1	3.3	3.6		
t_{PZH}	\overline{OE}	Y	1	4.6	5.5		1.1	2.5	4.5	5.3		ns
t_{PZL}			1.3	4.5	5.1		1.4	2.7	4.4	4.9		
t_{PHZ}	\overline{OE}	Y	1.8	4.5	4.7		1.9	2.8	4.4	4.5		ns
t_{PLZ}			1.7	4.5	4.6		1.8	2.9	4.4	4.4		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH244A, SN74LVTH244A
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCAS586A - DECEMBER 1996 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVT244B, SN74LVT244B 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCAS354D – FEBRUARY 1994 – REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVT244B . . . J OR W PACKAGE
SN74LVT244B . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT244B . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVT244B is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVT244B is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT244B is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVT244B, SN74LVT244B

3.3-V ABT OCTAL BUFFERS/DRIVERS


WITH 3-STATE OUTPUTS

SCAS354D - FEBRUARY 1994 - REVISED AUGUST 1997

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT244B, SN74LVT244B 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SAS354D – FEBRUARY 1994 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVT244B	96 mA
SN74LVT244B	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT244B	48 mA
SN74LVT244B	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVT244B		SN74LVT244B		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta V/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT244B, SN74LVT244B
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354D – FEBRUARY 1994 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVT244B			SN74LVT244B			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$		0.55		0.55		
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10	10		μA	
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1	± 1			
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$	1	1				
		$V_I = 0$		-5	-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5	5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5	-5		μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$			± 100	± 100		μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$			± 100	± 100		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19	0.19		mA	
		Outputs low		5	5			
		Outputs disabled		0.19	0.19			
I_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.3	0.2		mA	
C_I	$V_I = 3\text{ V or }0$			4	4		pF	
C_O	$V_O = 3\text{ V or }0$			7	7		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT244B, SN74LVT244B
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354D – FEBRUARY 1994 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT244B				SN74LVT244B				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.6		3.9	1.1	2.3	3.5		3.8	ns
t_{PHL}			1.2	3.4		3.6	1.3	2.1	3.3		3.6	
t_{PZH}	\overline{OE}	Y	1	4.6		5.5	1.1	2.5	4.5		5.3	ns
t_{PZL}			1.3	4.5		5.1	1.4	2.7	4.4		4.9	
t_{PHZ}	\overline{OE}	Y	1.8	4.5		4.7	1.9	2.8	4.4		4.5	ns
t_{PLZ}			1.7	4.5		4.6	1.8	2.9	4.4		4.4	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVT244B, SN74LVT244B
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS354D - FEBRUARY 1994 - REVISED AUGUST 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS130M – MAY 1992 – REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVTH245A . . . J OR W PACKAGE
SN74LVTH245A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH245A . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH245A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH245A, SN74LVTH245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130M - MAY 1992 - REVISED AUGUST 1997

FUNCTION TABLE


INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH245A, SN74LVTH245A

3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130M – MAY 1992 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH245A	96 mA
SN74LVTH245A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH245A	48 mA
SN74LVTH245A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH245A		SN74LVTH245A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH245A, SN74LVTH245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130M – MAY 1992 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LVTH245A		SN74LVTH245A		UNIT
			MIN	TYPT [†] MAX	MIN	TYPT [†] MAX	
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA	-1.2		-1.2		V
V _{OH}		V _{CC} = 2.7 V to 3.6 V, I _{OH} = -100 μA	V _{CC} -0.2		V _{CC} -0.2		V
		V _{CC} = 2.7 V, I _{OH} = -8 mA	2.4		2.4		
		V _{CC} = 3 V, I _{OH} = -24 mA	2				
V _{OL}		V _{CC} = 2.7 V, I _{OL} = 100 μA			0.2		V
		V _{CC} = 2.7 V, I _{OL} = 24 mA			0.5		
		V _{CC} = 3 V, I _{OL} = 16 mA			0.4		
		V _{CC} = 3 V, I _{OL} = 32 mA			0.5		
		V _{CC} = 3 V, I _{OL} = 48 mA			0.55		
I _I		V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1		±1		μA
		V _{CC} = 0 or 3.6 V, V _I = 5.5 V	10		10		
		V _{CC} = 3.6 V, V _I = 5.5 V	20		20		
		V _{CC} = 3.6 V, V _I = V _{CC}	1		1		
		V _{CC} = 3.6 V, V _I = 0	-5		-5		
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V			±100		μA
I _I (hold)		V _{CC} = 3 V, V _I = 0.8 V	75		75		μA
		V _{CC} = 3 V, V _I = 2 V	-75		-75		
I _{OZPU} [§]		V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = don't care	±100		±100		μA
I _{OZPD} [§]		V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = don't care	±100		±100		μA
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high		0.19		mA
			Outputs low		5		
			Outputs disabled		0.19		
ΔI _{CC}		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	0.2		0.2		mA
C _i		V _I = 3 V or 0	4		4		pF
C _{IO}		V _O = 3 V or 0	9		9		pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] Unused terminals are at V_{CC} or GND.

[§] This parameter is warranted but not production tested.

^{||} This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH245A, SN74LVTH245A 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS130M – MAY 1992 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH245A				SN74LVTH245A				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A or B	B or A	1.1	3.7		4.2	1.2	2.3	3.5		4	ns
t_{PHL}			1.1	3.7		4.2	1.2	2.1	3.5		4	
t_{PZH}	\overline{OE}	A or B	1.2	5.7		7.4	1.3	3.2	5.5		7.1	ns
t_{PZL}			1.6	5.7		6.8	1.7	3.4	5.5		6.5	
t_{PHZ}	\overline{OE}	A or B	2.1	6.2		6.8	2.2	3.5	5.9		6.5	ns
t_{PLZ}			2.1	5.3		5.5	2.2	3.4	5		5.1	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25\text{ C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH245A, SN74LVTH245A
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS130M - MAY 1992 - REVISED AUGUST 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS707A – SEPTEMBER 1997 – REVISED DECEMBER 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- B-Port Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- Power Off Disables Outputs, Permitting Live Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVTH2245 . . . J OR W PACKAGE
SN74LVTH2245 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH2245 . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH2245, SN74LVTH2245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS707A - SEPTEMBER 1997 - REVISED DECEMBER 1997


description (continued)

The SN54LVTH2245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH2245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE


INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707A - SEPTEMBER 1997 - REVISED DECEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH2245 (A port)	96 mA
SN74LVTH2245 (A port)	128 mA
B port	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH2245 (A port)	48 mA
SN74LVTH2245 (A port)	64 mA
B port	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH2245		SN74LVTH2245		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current	A port	-24		-32	mA
		B port	-12		-12	
I_{OL}	Low-level output current	A port	48		64	mA
		B port	12		12	
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the T1 application paper *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH2245, SN74LVTH2245

3.3-V ABT OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS707A - SEPTEMBER 1997 - REVISED DECEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH2245		SN74LVTH2245		UNIT		
		MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V	
V_{OH}	A port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$	V	
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
		$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$		2			
	B port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$	V	
		$V_{CC} = 3\text{ V}$, $I_{OH} = -32\text{ mA}$				2		
		$V_{CC} = 3\text{ V}$, $I_{OH} = -12\text{ mA}$		2		2		
V_{OL}	A port	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	
			$I_{OL} = 24\text{ mA}$		0.5		0.5	
		$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
			$I_{OL} = 32\text{ mA}$		0.5		0.5	
			$I_{OL} = 48\text{ mA}$		0.55			
	B port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 12\text{ mA}$		0.8		0.8		
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		± 1		± 1		
		$V_{CC} = 0$ or 3.6 V , $V_I = 5.5\text{ V}$		10		10		
	A or B ports‡	$V_{CC} = 3.6\text{ V}$, $V_I = 5.5\text{ V}$		20		20		
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$		1		1		
		$V_{CC} = 3.6\text{ V}$, $V_I = 0$		-5		-5		
	I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V					± 100	
$I_{I}(\text{hold})$	A or B ports	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75		75		
		$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$		-75		-75		
I_{OZPU}	$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			$\pm 100^*$		± 100		
I_{OZPD}	$V_{CC} = 1.5\text{ V to }3\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			$\pm 100^*$		± 100		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.19		0.1 0.19		
		Outputs low		5		3 5		
		Outputs disabled		0.19		0.1 0.19		
ΔI_{CC}^{\S}	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.2		0.2		
C_i	$V_I = 3\text{ V}$ or 0			4		4		
C_{io}	$V_O = 3\text{ V}$ or 0			9		9		

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals are at V_{CC} or GND.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH2245, SN74LVTH2245 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS707A – SEPTEMBER 1997 – REVISED DECEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH2245				SN74LVTH2245				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	B	1	4.6	5.3		1.1	2.9	4.4	5.1		ns
t_{PHL}			1	4.6	5.3		1.1	2.6	4.4	5.1		
t_{PLH}	B	A	1	3.7	4.2		1.1	2.2	3.5	4		ns
t_{PHL}			1	3.7	4.2		1.1	2	3.5	4		
t_{PZH}	\overline{OE}	A	1.2	5.7	7.4		1.3	3.1	5.5	7.1		ns
t_{PZL}			1.6	5.7	6.8		1.7	3.2	5.5	6.5		
t_{PHZ}	OE	A	2	6.2	6.8		2.2	3.6	5.9	6.5		ns
t_{PLZ}			2	5.3	5.5		2.2	3.4	5	5.1		
t_{PZH}	\overline{OE}	B	1.2	6.4	7.6		1.3	3.5	6.2	7.3		ns
t_{PZL}			1.6	6.4	7.5		1.7	3.7	6.2	7.3		
t_{PHZ}	\overline{OE}	B	2	6.1	6.8		2.2	3.9	5.9	6.5		ns
t_{PLZ}			2	5.7	5.9		2.2	3.7	5.4	5.7		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH2245, SN74LVTH2245
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS707A – SEPTEMBER 1997 – REVISED DECEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245B, SN74LVT245B 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCES004B – JANUARY 1995 – REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs

SN54LVT245B . . . J OR W PACKAGE
SN74LVT245B . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT245B . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed for asynchronous communication between data buses. They transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so the buses are effectively isolated.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVT245B is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVT245B is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVT245B, SN74LVT245B
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCES004B – JANUARY 1995 – REVISED AUGUST 1997

FUNCTION TABLE


INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245B, SN74LVT245B 3.3-V ABT OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES004B – JANUARY 1995 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVT245B	96 mA
SN74LVT245B	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVT245B	48 mA
SN74LVT245B	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVT245B		SN74LVT245B		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245B, SN74LVT245B

3.3-V ABT OCTAL BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCES004B – JANUARY 1995 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVT245B			SN74LVT245B			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2			-1.2			V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2						
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$				0.2			V
		$I_{OL} = 24\text{ mA}$				0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$				0.4			
		$I_{OL} = 32\text{ mA}$				0.5			
		$I_{OL} = 48\text{ mA}$				0.55			
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$				±1			μA
		$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$				10			
	A or B ports‡	$V_{CC} = 3.6\text{ V}$, $V_I = 5.5\text{ V}$				20			
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$				1			
		$V_I = 0$				-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					±100			μA
$I_{OZPU}\S$	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$					±100			μA
$I_{OZPD}\S$	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$					±100			μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high				0.19			mA
		Outputs low				5			
		Outputs disabled				0.19			
$\Delta I_{CC}\P$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$					0.2			mA
C_i	$V_I = 3\text{ V or }0$					4			pF
C_{iO}	$V_O = 3\text{ V or }0$					9			pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals are at V_{CC} or GND.

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245B, SN74LVT245B
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCES004B – JANUARY 1995 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT245B				SN74LVT245B				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A or B	B or A	1.1	3.7		4.2	1.2	2.3	3.5		4	ns
t_{PHL}			1.1	3.7		4.2	1.2	2.1	3.5		4	
t_{PZH}	\overline{OE}	A or B	1.2	5.7		7.4	1.3	3.2	5.5		7.1	ns
t_{PZL}			1.6	5.7		6.8	1.7	3.4	5.5		6.5	
t_{PHZ}	\overline{OE}	A or B	2.1	6.2		6.8	2.2	3.5	5.9		6.5	ns
t_{PLZ}			2.1	5.3		5.5	2.2	3.4	5		5.1	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVT245B, SN74LVT245B
3.3-V ABT OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCES004B – JANUARY 1995 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pLH}/t_{pHL}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND




**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH273, SN74LVTH273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SCBS136G – MAY 1992 – REVISED AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Buffered Clock and Direct Clear Inputs**
- **Individual Data Input to Each Flip-Flop**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs**

SN54LVTH273 . . . J PACKAGE
SN74LVTH273 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH273 . . . FK PACKAGE
(TOP VIEW)



description

These octal D-type flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH273 are positive-edge-triggered flip-flops with a direct clear input. Information at the data (D) inputs meeting the setup-time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH273 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH273 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH273, SN74LVTH273
3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136G – MAY 1992 – REVISED AUGUST 1997

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	H or L	X	Q ₀

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH273, SN74LVTH273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136G – MAY 1992 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH273	96 mA
SN74LVTH273	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH273	48 mA
SN74LVTH273	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH273		SN74LVTH273		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH273, SN74LVTH273
3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCBS136G – MAY 1992 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH273			SN74LVTH273			UNIT
		MIN	TYPT†	MAX	MIN	TYPT†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$ $I_{OH} = -32\text{ mA}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2	V
		$I_{OL} = 24\text{ mA}$		0.5			0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4			0.4	
		$I_{OL} = 32\text{ mA}$		0.5			0.5	
		$I_{OL} = 48\text{ mA}$ $I_{OL} = 64\text{ mA}$		0.55			0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10			10	μA
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1			± 1	
	$V_{CC} = 3.6\text{ V}$	$V_I = 0$		-5			-5	
I_{off}	$V_{CC} = 0$, Data inputs	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75			75	μA
		$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$		-75			-75	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19			0.19	mA
		Outputs low		5			5	
ΔI_{CC}^\ddagger	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2			0.2	mA
C_i	$V_I = 3\text{ V or }0$			4			4	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH273				SN74LVTH273				UNIT
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	150			0	150			MHz
t_w	Pulse duration	3.3		3.3		3.3		3.3		ns
t_{su}	Setup time	Data high or low before CLK↑	2.3		2.7		2.3		2.7	ns
		CLR high before CLK↑	2.3		2.7		2.3		2.7	
t_h	Hold time, data high or low after CLK↑	0		0		0		0		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH273, SN74LVTH273 3.3-V ABT OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCBS136G – MAY 1992 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH273				SN74LVTH273				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f_{max}			150				150				MHz	
t_{PLH}	CLK	Any Q	1.6	5	5.6		1.7	3.2	4.9	5.5		ns
t_{PHL}			1.8	4.9	5.2		1.9	3.2	4.8	5.1		
t_{PHL}	CLR	Any Q	1.5	4.4	4.8		1.6	2.7	4.3	4.7		ns

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH273, SN74LVTH273
3.3-V ABT OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR


SCBS136G – MAY 1992 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH373, SN74LVTH373 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS689A – MAY 1997 – REVISED AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs**

SN54LVTH373 ... J OR W PACKAGE
SN74LVTH373 ... DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH373 ... FK PACKAGE
(TOP VIEW)



description

These octal latches are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH373, SN74LVTH373
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS689A - MAY 1997 - REVISED AUGUST 1997

description (continued)


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH373 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH373 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(each latch)


INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q ₀
H	X	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH373, SN74LVTH373 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS689A – MAY 1997 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH373	96 mA
SN74LVTH373	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH373	48 mA
SN74LVTH373	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DGV package	146°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH373		SN74LVTH373		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH373, SN74LVTH373
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS689A – MAY 1997 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH373		SN74LVTH373		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4		
	$V_{CC} = 3\text{ V}$		2		2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55			
		$I_{OL} = 64\text{ mA}$				0.55	
I_I	Control inputs $V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$			10		10	μA
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1	
	Data inputs $V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$		1		1	
		$V_I = 0$		-5		-5	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_I(\text{hold})$	Data inputs $V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		75		μA
		$V_I = 2\text{ V}$	-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
I_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_i	$V_I = 3\text{ V or }0$			3		3	pF
C_o	$V_O = 3\text{ V or }0$			7		7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH373, SN74LVTH373 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS689A – MAY 1997 – REVISED AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH373				SN74LVTH373				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3		3		3		3		ns
t _{SU}	Setup time, data before LE↓	1.1		0.4		1.1		0.4		ns
t _H	Hold time, data after LE↓	1.7		2		1.4		1.4		ns

switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH373				SN74LVTH373				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	D	Q	1.4	4.1	4.7		1.5	2.6	3.9	4.5		ns
t _{PHL}			1.4	4.1	4.7		1.5	2.6	3.9	4.5		
t _{PLH}	LE	Q	1.6	4.4	5.1		1.7	2.7	4.2	4.9		ns
t _{PHL}			1.6	4.4	5.1		1.7	2.7	4.2	4.9		
t _{PZH}	$\overline{\text{OE}}$	Q	1.2	5	6.1		1.3	3	4.8	5.9		ns
t _{PZL}			1.2	5	5.7		1.3	3	4.8	5.5		
t _{PHZ}	$\overline{\text{OE}}$	Q	1.8	4.8	5.1		1.9	3	4.6	4.9		ns
t _{PLZ}			1.8	4.8	4.9		1.9	3	4.5	4.6		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH373, SN74LVTH373
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS


SCBS689A – MAY 1997 – REVISED AUGUST 1997

PAR564.ER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCB5683B – MARCH 1997 – REVISED SEPTEMBER 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH374 . . . J OR W PACKAGE
SN74LVTH374 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH374 . . . FK PACKAGE
(TOP VIEW)



description

These octal flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVTH374 devices are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH374, SN74LVTH374

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683B – MARCH 1997 – REVISED SEPTEMBER 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH374 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683B – MARCH 1997 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH374	96 mA
SN74LVTH374	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH374	48 mA
SN74LVTH374	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH374		SN74LVTH374		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH374, SN74LVTH374

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS683B - MARCH 1997 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH374		SN74LVTH374		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55		0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA
	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}\text{ or GND}$		± 1		± 1	
		Data inputs	$V_I = V_{CC}$		1		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$	$V_I = 0$		-5		-5	μA
		$V_I = 0.8\text{ V}$	75		75		
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$		-75		-75	μA
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_I	$V_I = 3\text{ V or }0$			3		3	pF
C_O	$V_O = 3\text{ V or }0$			7		7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH374, SN74LVTH374 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS683B – MARCH 1997 – REVISED SEPTEMBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH374				SN74LVTH374				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	150		150		150		150		MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.6		2		1.5		2		ns
t _h	Hold time, data after CLK↑	0.8		0.5		0.8		0		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH374				SN74LVTH374				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f _{max}			150		150		150		150		MHz	
t _{PLH}	CLK	Q	1.7	4.7	5.3		1.8	2.9	4.5	5		ns
t _{PHL}			1.7	4.5	4.6		1.8	2.9	4.2	4.3		
t _{PZH}	$\overline{\text{OE}}$	Q	1.2	4.9	5.7		1.3	2.8	4.7	5.6		ns
t _{PZL}			1.5	4.8	5.4		1.6	3	4.7	5.2		
t _{PHZ}	$\overline{\text{OE}}$	Q	1.8	4.8	5		1.9	3	4.6	4.9		ns
t _{PLZ}			1.9	4.9	5		2	3.1	4.5	4.6		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-79





SN54LVTH374, SN74LVTH374
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS683B – MARCH 1997 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH540, SN74LVTH540 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS681B – MARCH 1997 – REVISED SEPTEMBER 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH540 . . . J OR W PACKAGE
SN74LVTH540 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH540 . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH540 devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH540 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH540 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH540, SN74LVTH540
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS681B – MARCH 1997 – REVISED SEPTEMBER 1997

FUNCTION TABLE


INPUTS			OUTPUT Y
OE1	OE2	A	
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH540, SN74LVTH540 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS681B – MARCH 1997 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH540	96 mA
SN74LVTH540	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH540	48 mA
SN74LVTH540	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH540		SN74LVTH540		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH540, SN74LVTH540

3.3-V ABT OCTAL BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS681B – MARCH 1997 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH540		SN74LVTH540		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
		$I_{OH} = -32\text{ mA}$			2		
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55			
		$I_{OL} = 64\text{ mA}$				0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1		± 1	
	$V_{CC} = 3.6\text{ V}$	$V_I = 0$		1		1	
I_{off}	$V_{CC} = 0$, Data inputs	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100	μA
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75		75	μA
		$V_I = 2\text{ V}$		-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_O = 3\text{ V}$		5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_O = 0.5\text{ V}$		-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_i	$V_I = 3\text{ V or }0$			3		3	pF
C_o	$V_O = 3\text{ V or }0$			7		7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH540, SN74LVTH540
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS681B - MARCH 1997 - REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature. $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH540				SN74LVTH540				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t_{PLH}	A	Y	1	3.9	4.7		1.1	2.4	3.8	4.6	ns
t_{PHL}			1	3.9	4.7		1.1	2.7	3.8	4.6	
t_{PZH}	$\overline{OE1}$ or $\overline{OE2}$	Y	1.4	5.3	6.3		1.5	3.4	5.2	6.2	ns
t_{PZL}			1.4	5.5	6.1		1.5	3.7	5.3	5.9	
t_{PHZ}	$\overline{OE1}$ or $\overline{OE2}$	Y	1.4	5.9	6.2		1.5	3.9	5.6	5.9	ns
t_{PLZ}			1.4	5.5	5.8		1.5	3.5	5	5.3	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ \text{C}$.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH540, SN74LVTH540
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS681B – MARCH 1997 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PHL}/t_{PLH}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH541, SN74LVTH541 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCBS682B – MARCH 1997 – REVISED SEPTEMBER 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH541 . . . J OR W PACKAGE
SN74LVTH541 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH541 . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH541 devices are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH541 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH541 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

SN54LVTH541, SN74LVTH541
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCBS682B – MARCH 1997 – REVISED SEPTEMBER 1997

FUNCTION TABLE


INPUTS			OUTPUT
OE1	OE2	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH541, SN74LVTH541

3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS682B – MARCH 1997 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH541	96 mA
SN74LVTH541	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH541	48 mA
SN74LVTH541	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH541		SN74LVTH541		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate		200		200	μ s/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH541, SN74LVTH541
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS682B – MARCH 1997 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH541		SN74LVTH541		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		V
V_{OH}	$V_{CC} = 2.7\text{ V}$ to 3.6 V ,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	V
		$I_{OL} = 24\text{ mA}$			0.5	0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4	0.4	
		$I_{OL} = 32\text{ mA}$			0.5	0.5	
		$I_{OL} = 48\text{ mA}$			0.55		
		$I_{OL} = 64\text{ mA}$				0.55	
I_I	$V_{CC} = 0$ or 3.6 V ,	$V_I = 5.5\text{ V}$			10	10	μA
	Control inputs	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND		± 1	± 1	
	Data inputs	$V_{CC} = 3.6\text{ V}$	$V_I = V_{CC}$			1	
$V_I = 0$					-5	-5	
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				± 100	μA
$I_{I(hold)}$	Data inputs	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75	75		μA
			$V_I = 2\text{ V}$	-75	-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$			5	5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$			-5	-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V}$ to 3 V ,	$OE = \text{don't care}$			± 100	± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V}$ to 0 , $V_O = 0.5\text{ V}$ to 3 V ,	$OE = \text{don't care}$			± 100	± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high			0.19	0.19	mA
		Outputs low			5	5	
		Outputs disabled			0.19	0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$,	Other inputs at V_{CC} or GND			0.2	0.2	mA
C_i	$V_I = 3\text{ V}$ or 0				3	3	pF
C_o	$V_O = 3\text{ V}$ or 0				7	7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH541, SN74LVTH541 3.3-V ABT OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS682B – MARCH 1997 – REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH541				SN74LVTH541				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.7		4	1.1	2.4	3.5		3.9	ns
t_{PHL}			1	3.7		4	1.1	2.4	3.5		3.9	
t_{PZH}	$\overline{OE1}$ or $\overline{OE2}$	Y	1.4	5.3		6.3	1.5	3.5	5.2		6.2	ns
t_{PZL}			1.4	5.4		6	1.5	3.7	5.3		5.9	
t_{PHZ}	$\overline{OE1}$ or $\overline{OE2}$	Y	1.4	5.8		6.1	1.5	3.9	5.6		5.9	ns
t_{PLZ}			1.4	5.4		5.7	1.5	3	5		5.3	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH541, SN74LVTH541
3.3-V ABT OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS682B - MARCH 1997 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PHL}/t_{PLH}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH543, SN74LVTH543 3.3-V ABT OCTAL REGISTERED TRANSCIEVERS WITH 3-STATE OUTPUTS

SCBS704 – AUGUST 1997

- State-of-the-Art Advanced BICMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 500 mA Per JEDEC 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (JT) DIPs

description


These octal transceivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The LVTH543 contain two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.


The A-to-B enable ($\overline{\text{CEAB}}$) input must be low to enter data from A or to output data from B. If $\overline{\text{CEAB}}$ is low and $\overline{\text{LEAB}}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{\text{LEAB}}$ puts the A latches in the storage mode. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$ inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

SN54LVTH543...JT OR W PACKAGE
SN74LVTH543...DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH543...FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

4-93

SN54LVTH543, SN74LVTH543

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS704 - AUGUST 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH543 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH543 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE†

INPUTS				OUTPUT B
$\overline{\text{CEAB}}$	$\overline{\text{LEAB}}$	$\overline{\text{OEAB}}$	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^{\dagger}
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

‡ Output level before the indicated steady-state input conditions were established

logic symbol§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVTH543, SN74LVTH543
3.3-V ABT OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS704 – AUGUST 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH543	96 mA
SN74LVTH543	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH543	48 mA
SN74LVTH543	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH543, SN74LVTH543
3.3-V ABT OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS704 – AUGUST 1997

recommended operating conditions (see Note 4)

		SN54LVTH543		SN74LVTH543		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}$ C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH543, SN74LVTH543 3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS704 – AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH543		SN74LVTH543		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V	
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$		2					
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$			0.2	0.2	
			$I_{OL} = 24\text{ mA}$			0.5	0.5	
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$			0.4	0.4	
			$I_{OL} = 32\text{ mA}$			0.5	0.5	
			$I_{OL} = 48\text{ mA}$			0.55		
			$I_{OL} = 64\text{ mA}$				0.55	
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1	μA	
		$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10		10		
	A or B ports‡	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		20			20
			$V_I = V_{CC}$		1			1
			$V_I = 0$		-5			-5
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA	
$I_{I(\text{hold})}$	A or B ports	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		75	μA	
			$V_I = 2\text{ V}$	-75		-75		
$I_{OZPU}\S$	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ to }3\text{ V}$, $\overline{OE} = \text{don't care}$			± 100		± 100	μA	
$I_{OZPD}\S$	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ to }3\text{ V}$, $\overline{OE} = \text{don't care}$			± 100		± 100	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19		0.19	
			Outputs low		5		5	
			Outputs disabled		0.19		0.19	
$\Delta I_{CC}\P$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA	
C_i	$V_I = 3\text{ V or }0$			4		4	pF	
C_{iO}	$V_O = 3\text{ V or }0$			9		9	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-97

SN54LVTH543, SN74LVTH543
3.3-V ABT OCTAL REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS704 – AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH543				SN74LVTH543				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$ low		3.3		3.3		3.3		3.3	ns	
t _{su}	Setup time	A or B before $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}\uparrow$	Data high	0.4		0.4		0.4		0.4	ns
			Data low	1		1.5		1		1.5	
		A or B before $\overline{\text{CEAB}}$ or $\overline{\text{CEBA}}\uparrow$	Data high	0.2		0.2		0.2		0.2	
			Data low	0.7		1.2		0.7		1.2	
t _h	Hold time	A or B after $\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}\downarrow$	Data high	1.5		0.6		1.5		0.6	ns
			Data low	1.3		1.5		1.3		1.5	
		A or B after $\overline{\text{CEAB}}$ or $\overline{\text{CEBA}}\downarrow$	Data high	1.6		0.5		1.6		0.5	
			Data low	1.4		1.6		1.4		1.6	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH543				SN74LVTH543				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	A or B	B or A	1.2	3.9		4.5	1.3	2.5	3.7		4.3	ns
t _{PHL}						4.5	1.3	2.5	3.7		4.3	
t _{PLH}	$\overline{\text{LE}}$	A or B	1.2	5.1		6.1	1.3	2.9	4.7		5.9	ns
t _{PHL}						6.1	1.3	2.9	4.7		5.9	
t _{PZH}	$\overline{\text{OE}}$	A or B	1	5.1		6.4	1.1	2.9	4.9		6.2	ns
t _{PZL}						6.4	1.1	3.2	4.9		6.2	
t _{PHZ}	$\overline{\text{OE}}$	A or B	1.9	5.6		6.2	2	3.4	5.3		5.9	ns
t _{PLZ}						6.2	2	3.7	5.3		5.9	
t _{PZH}	$\overline{\text{CE}}$	A or B	1.2	5.5		7	1.3	3.2	5.3		6.8	ns
t _{PZL}						7	1.3	3.5	5.3		6.8	
t _{PHZ}	$\overline{\text{CE}}$	A or B	2.2	5.7		6.2	2.3	3.8	5.4		5.9	ns
t _{PLZ}						5.9	2.3	3.9	5.4		5.6	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH543, SN74LVTH543

3.3-V ABT OCTAL REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS


SCBS704 – AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH573, SN74LVTH573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SCBS687A – MAY 1997 – REVISED AUGUST 1997

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs

SN54LVTH573 . . . J OR W PACKAGE
SN74LVTH573 . . . DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH573 . . . FK PACKAGE
(TOP VIEW)



description

These octal latches are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight latches of the 'LVTH573 are transparent D-type latches. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

4-101

SN54LVTH573, SN74LVTH573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS687A – MAY 1997 – REVISED AUGUST 1997

description (continued)


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH573 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH573 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)


INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH573, SN74LVTH573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCB5687A – MAY 1997 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH573	96 mA
SN74LVTH573	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH573	48 mA
SN74LVTH573	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DGV package	146°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH573		SN74LVTH573		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μs/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH573, SN74LVTH573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS687A – MAY 1997 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH573		SN74LVTH573		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4		2.4			
	$V_{CC} = 3\text{ V}$	2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55		0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1		± 1	
		$V_I = 0$		-5		-5	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100	μA
$I_{I(hold)}$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75		75	μA
		$V_I = 2\text{ V}$		-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $O\bar{E} = \text{don't care}$			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $O\bar{E} = \text{don't care}$			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_I	$V_I = 3\text{ V or }0$			3		3	pF
C_O	$V_O = 3\text{ V or }0$			7		7	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH573, SN74LVTH573 3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCB5687A – MAY 1997 – REVISED AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH573				SN74LVTH573				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3		3		3		3		ns
t _{su}	Setup time, data before LE↓	0.7		0.6		0.7		0.6		ns
t _h	Hold time, data after LE↓	1.5		1.7		1.5		1.7		ns

switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH573				SN74LVTH573				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	D	Q	1.4	4.1	4.7		1.5	2.6	3.9	4.5		ns
t _{PHL}			1.4	4.1	4.7		1.5	2.9	3.9	4.5		
t _{PLH}	LE	Q	1.8	4.4	5.1		1.9	2.9	4.2	4.9		ns
t _{PHL}			1.8	4.4	5.1		1.9	2.9	4.2	4.9		
t _{PZH}	OE	Q	1.4	5.2	6		1.5	3.2	5.1	5.9		ns
t _{PZL}			1.4	5.2	6		1.5	3.9	5.1	5.9		
t _{PHZ}	OE	Q	1.9	5.1	5.7		2	3.5	4.9	5.5		ns
t _{PLZ}			1.9	4.9	5.2		2	3.2	4.6	4.9		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-105

SN54LVTH573, SN74LVTH573
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS


SCBS687A – MAY 1997 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS688A – MAY 1997 – REVISED AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (J) DIPs**

SN54LVTH574 . . . J OR W PACKAGE
SN74LVTH574 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH574 . . . FK PACKAGE
(TOP VIEW)



description

These octal flip-flops are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The eight flip-flops of the 'LVTH574 are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH574, SN74LVTH574
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
 SCBS688A – MAY 1997 – REVISED AUGUST 1997

description (continued)


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH574 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH574 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS688A – MAY 1997 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH574	96 mA
SN74LVTH574	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH574	48 mA
SN74LVTH574	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH574		SN74LVTH574		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
		Outputs enabled				
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH574, SN74LVTH574

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS688A - MAY 1997 - REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH574			SN74LVTH574			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2	0.2		V	
		$I_{OL} = 24\text{ mA}$		0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4	0.4			
		$I_{OL} = 32\text{ mA}$		0.5	0.5			
		$I_{OL} = 48\text{ mA}$		0.55	0.55			
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10	10		μA	
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1	± 1			
	$V_{CC} = 3.6\text{ V}$	$V_I = 0$		1	-5			
I_{off}	$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			± 100		μA	
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75	75		μA	
			$V_I = 2\text{ V}$	-75	-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$		5	5		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$		-5	-5		μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100	± 100		μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100	± 100		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19	0.19		mA	
		Outputs low		5	5			
		Outputs disabled		0.19	0.19			
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2	0.2		mA	
C_i	$V_I = 3\text{ V or }0$			3	3		pF	
C_o	$V_O = 3\text{ V or }0$			7	7		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS688A – MAY 1997 – REVISED AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

	SN54LVTH574				SN74LVTH574				UNIT
	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	0		150		0		150		MHz
t _w	3.3		3.3		3.3		3.3		ns
t _{su}	2.1		2.5		2		2.4		ns
t _h	0.3		0		0.3		0		ns

switching characteristics over recommended free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH574				SN74LVTH574				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{max}			150		150		150		150		MHz	
t _{PLH}	CLK	Q	1.7	4.9	5.5		1.8	3	4.5	5.3		ns
t _{PHL}			1.7	4.9	5.5		1.8	3	4.5	5.3		
t _{PZH}	$\overline{\text{OE}}$	Q	1.4	5	6.1		1.5	3.2	4.8	5.9		ns
t _{PZL}			1.4	5	6.1		1.5	3.5	4.8	5.9		
t _{PHZ}	$\overline{\text{OE}}$	Q	1.9	5	5.3		2	3.5	4.8	5.1		ns
t _{PLZ}			1.9	4.7	4.7		2	3.2	4.4	4.4		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-111


SN54LVTH574, SN74LVTH574
3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS688A – MAY 1997 – REVISED AUGUST 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH646, SN74LVTH646

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS705 – AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (JT) DIPs**

SN54LVTH646 . . . JT OR W PACKAGE
SN74LVTH646 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH646 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH646 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The direction control (DIR) determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH646, SN74LVTH646

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS705 – AUGUST 1997

description (continued)

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH646 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH646 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/Os		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus





† The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS705 – AUGUST 1997



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

Figure 1. Bus-Management Functions




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS705 - AUGUST 1997


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCBS705 - AUGUST 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVTH646, SN74LVTH646

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS705 – AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH646	96 mA
SN74LVTH646	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH646	48 mA
SN74LVTH646	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH646		SN74LVTH646		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8	0.8		V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μ s/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS705 – AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH646		SN74LVTH646		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		V	
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4			
		$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2		2			
V_{OL}		$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		V	
			$I_{OL} = 24\text{ mA}$			0.5			
		$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4			
			$I_{OL} = 32\text{ mA}$			0.5			
			$I_{OL} = 48\text{ mA}$			0.55			
			$I_{OL} = 64\text{ mA}$				0.55		
I_I		Control inputs	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}\text{ or GND}$		± 1		μA	
			$V_{CC} = 0\text{ or }3.6\text{ V}$,	$V_I = 5.5\text{ V}$		10			10
		A or B ports‡	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		20			20
				$V_I = V_{CC}$		1			1
Ioff		$V_{CC} = 0$,	$V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		
			$V_I = 0$		-5		-5		
$I_{I(\text{hold})}$		A or B ports	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75	75		μA	
				$V_I = 2\text{ V}$	-75	-75		μA	
$I_{OZPU}\text{§}$		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
$I_{OZPD}\text{§}$		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high	0.19		0.19	mA	
				Outputs low	5		5		
				Outputs disabled	0.19		0.19		
$\Delta I_{CC}\text{¶}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA	
C_i		$V_I = 3\text{ V or }0$			4		4	pF	
C_{io}		$V_O = 3\text{ V or }0$			9		9	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-119

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
 SCBS705 – AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVTH646				SN74LVTH646				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.3	1.6	1.2	1.5			ns	
		Data low	1.9	2.6	1.6	2.2				
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	1.2		1.2		0.8		0.8	ns	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH646				SN74LVTH646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150		150			150			MHz
t _{PLH}	CLKBA or CLKAB	A or B	1.7	5	5.9		1.8	3.1	4.7	5.6	ns
t _{PHL}			1.7	5	5.9		1.8	3.1	4.7	5.6	
t _{PLH}	A or B	B or A	1.2	3.7	4.3		1.3	2.3	3.5	4.1	ns
t _{PHL}			1.2	3.7	4.3		1.3	2.4	3.5	4.1	
t _{PLH}	SBA or SAB‡	A or B	1.4	5.2	6.3		1.5	3	4.9	6	ns
t _{PHL}			1.4	5.2	6.3		1.5	3.3	4.9	6	
t _{PZH}	OE	A or B	1	5.4	6.7		1.1	3.1	5.2	6.5	ns
t _{PZL}			1	5.4	6.7		1.1	3.4	5.2	6.5	
t _{PHZ}	OE	A or B	2.2	5.9	6.5		2.3	3.9	5.5	6.1	ns
t _{PLZ}			2.2	5.9	6.3		2.3	4	5.5	5.9	
t _{PZH}	DIR	A or B	1.2	5.5	6.8		1.3	3.4	5.2	6.6	ns
t _{PZL}			1.2	5.5	6.8		1.3	3.6	5.2	6.6	
t _{PHZ}	DIR	A or B	1.4	5.8	6.9		1.5	3.2	5.6	6.7	ns
t _{PLZ}			1.4	5.9	6.6		1.5	3.8	5.6	6.3	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.


‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

SN54LVTH646, SN74LVTH646
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCBS705 - AUGUST 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 2. Load Circuit and Voltage Waveforms

SN54LVTH652, SN74LVTH652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS706 – AUGUST 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Package, and Ceramic (JT) DIPs**

SN54LVTH652 . . . JT OR W PACKAGE
SN74LVTH652 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH652 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH652 consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH652.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH652, SN74LVTH652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997

description (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54LVTH652 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH652 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O [†]		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified [‡]	Store A, hold B
H	H	↑	↑	X [‡]	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified [‡]	Input	Hold A, store B
L	L	↑	↑	X	X [‡]	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

[†] The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

[‡] Select control = L; clocks can occur simultaneously


Select control = H; clocks must be staggered to load both registers



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH652, SN74LVTH652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

Figure 1. Bus-Management Functions




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH652, SN74LVTH652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, PW, and W packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH652, SN74LVTH652
3.3-V ABT OCTAL BUS TRANSCIEVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, PW, and W packages.

SN54LVTH652, SN74LVTH652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH652	96 mA
SN74LVTH652	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH652	48 mA
SN74LVTH652	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH652		SN74LVTH652		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		–24		–32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate			10	10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μs/V
T_A Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH652, SN74LVTH652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS706 – AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH652		SN74LVTH652		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2		V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4		
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2
			$I_{OL} = 24\text{ mA}$		0.5		0.5
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		0.4
			$I_{OL} = 32\text{ mA}$		0.5		0.5
			$I_{OL} = 48\text{ mA}$		0.55		
			$I_{OL} = 64\text{ mA}$				0.55
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1	
		$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10		10	
	A or B ports‡	$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20	
				$V_I = V_{CC}$		1	
				$V_I = 0$		-5	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		
$I_{I(hold)}$	A or B ports	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75	
				$V_I = 2\text{ V}$		-75	
I_{OZPU}^{\S}	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ to }3\text{ V}$, $OE/O\bar{E} = \text{don't care}$		± 100		± 100		
I_{OZPD}^{\S}	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ to }3\text{ V}$, $OE/O\bar{E} = \text{don't care}$		± 100		± 100		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19		
			Outputs low		5		
			Outputs disabled		0.19		
$\Delta I_{CC}^{\parallel}$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2		0.2		
C_i	$V_I = 3\text{ V or }0$		4		4		
C_{io}	$V_O = 3\text{ V or }0$		9		9		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-129

SN54LVTH652, SN74LVTH652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS706 - AUGUST 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

			SN54LVTH652				SN74LVTH652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low		3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.3		1.6		1.2		1.5		ns
		Data low	1.9		2.6		1.6		2.2		
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑		1.2		1.2		0.8		0.8		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH652				SN74LVTH652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150		150		150		150		MHz
t _{PLH}	CLKBA or CLKAB	A or B	1.7	5	5.9		1.8	3.1	4.7	5.6	ns
t _{PHL}			1.7	5	5.9		1.8	3.1	4.7	5.6	
t _{PLH}	A or B	B or A	1.2	3.7	4.3		1.3	2.3	3.5	4.1	ns
t _{PHL}			1.2	3.7	4.3		1.3	2.4	3.5	4.1	
t _{PLH}	SBA or SAB‡	A or B	1.4	5.2	6.3		1.5	3.1	4.9	6	ns
t _{PHL}			1.4	5.2	6.3		1.5	3.4	4.9	6	
t _{PZH}	OEBA	A	1	5.4	6.7		1.1	2.9	5.2	6.5	ns
t _{PZL}			1	5.4	6.7		1.1	3.1	5.2	6.5	
t _{PHZ}	OEBA	A	2.2	5.9	6.5		2.3	3.5	5.5	6.1	ns
t _{PLZ}			2.2	5.9	6.3		2.3	3.7	5.5	5.9	
t _{PZH}	OEAB	B	1.2	4.9	5.9		1.3	3	4.7	5.7	ns
t _{PZL}			1.2	4.9	5.9		1.3	3.3	4.7	5.7	
t _{PHZ}	OEAB	B	1.4	5.8	7		1.5	3.6	5.6	6.7	ns
t _{PLZ}			1.4	5.9	6.6		1.5	3.7	5.6	6.3	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH652, SN74LVTH652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS
SCBS706 – AUGUST 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



SN54LVTH2952, SN74LVTH2952 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS710 – OCTOBER 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Bus-Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs**

description

These octal bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The LVTH2952 consist of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH2952 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH2952 is characterized for operation from -40°C to 85°C .

SN54LVTH2952...JT PACKAGE
SN74LVTH2952...DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVTH2952...FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH2952, SN74LVTH2952

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS710 – OCTOBER 1997


FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B ₀ ‡
X	H or L	L	X	B ₀ ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established


logic symbols§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVTH2952, SN74LVTH2952
**3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
 WITH 3-STATE OUTPUTS**
 SCBS710 – OCTOBER 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVTH2952, SN74LVTH2952

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS710 – OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH2952	96 mA
SN74LVTH2952	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH2952	48 mA
SN74LVTH2952	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH2952		SN74LVTH2952		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH2952, SN74LVTH2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS710 – OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH2952		SN74LVTH2952		UNIT
			MIN	TYP†	MAX	MIN	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$,	$I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -8\text{ mA}$	2.4		2.4		
	$V_{CC} = 3\text{ V}$	$I_{OH} = -24\text{ mA}$	2			2	
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		0.2
		$I_{OL} = 24\text{ mA}$			0.5		0.5
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		0.4
		$I_{OL} = 32\text{ mA}$			0.5		0.5
		$I_{OL} = 48\text{ mA}$			0.55		
		$I_{OL} = 64\text{ mA}$					0.55
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND		± 1		± 1
		$V_{CC} = 0$ or 3.6 V ,	$V_I = 5.5\text{ V}$		10		10
	A or B ports‡	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		20		20
			$V_I = V_{CC}$		1		1
		$V_I = 0$		-5		-5	
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					± 100
$I_{I(\text{hold})}$	A or B ports	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75	75		μA
			$V_I = 2\text{ V}$	-75	-75		
I_{OZPU}	$V_{CC} = 0$ to 1.5 V ,	$V_O = 0.5\text{ V to }3\text{ V}$,			± 100		μA
I_{OZPD}	$V_{CC} = 1.5\text{ V to }0$,	$V_O = 0.5\text{ V to }3\text{ V}$,			± 100		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$,	$I_O = 0$,	Outputs high		0.19		0.19
			Outputs low		5		5
			Outputs disabled		0.19		0.19
$\Delta I_{CC}\S$	$V_{CC} = 3\text{ V to }3.6\text{ V}$,	One input at $V_{CC} - 0.6\text{ V}$,			0.2		μA
C_I	$V_I = 3\text{ V}$ or 0			4		4	pF
C_{IO}	$V_O = 3\text{ V}$ or 0			9		9	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused terminals at V_{CC} or GND

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

4-137

SN54LVTH2952, SN74LVTH2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS710 – OCTOBER 1997

timing requirement over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH2952				SN74LVTH2952				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		150		150		150		150		MHz
t _w	Pulse duration		CLK high	3.3	3.3	3.3	3.3			ns	
			CLK low	3.3	3.3	3.3	3.3				
t _{su}	Setup time, A or B before CLK↑		Data high	1.6	2.2	1.5	2.1			ns	
			Data low	1.6	2.2	1.5	2.1				
	Setup time, \overline{CE} before CLK↑		Data high	1.6	1.9	1.5	1.8				
			Data low	2	2.6	1.9	2.5				
t _h	Hold time, A or B after CLK↑		1	0.2	1	0.2			ns		
	Hold time, \overline{CE} after CLK↑		1.2	0.2	1.2	0.2					

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH2952				SN74LVTH2952				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150		150		150		150		MHz
t _{PLH}	CLKBA or CLKAB	A or B	1.2	4.8	5.5	1.3	2.9	4.6	5.3		ns
t _{PHL}			1.2	4.8	5.5	1.3	3.1	4.6	5.3		
t _{PZH}	\overline{OEBA} or OEAB	A or B	1	4.8	5.9	1.1	2.6	4.6	5.8		ns
t _{PZL}			1	4.8	5.9	1.1	3	4.6	5.8		
t _{PHZ}	\overline{OEBA} or OEAB	A or B	1.2	5.6	6	1.3	3.6	5.4	5.9		ns
t _{PLZ}			1.5	5.4	5.6	1.6	3.6	5.1	5.3		

† All typical values are at T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH2952, SN74LVTH2952
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS


SCBS710 – OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT FOR OUTPUTS




**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents


		Page
SN54/74LVTH16240	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-3
SN54/74LVTH162240	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-11
SN54/74LVTH16241	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-19
SN54/74LVTH162241	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-27
SN54/74LVTH16244A	3.3-V ABT 16-Bit Bus Buffers/Drivers With 3-State Outputs	5-35
SN54/74LVTH162244	3.3-V ABT 16-Bit Bus Buffers/Drivers With 3-State Outputs	5-43
SN54/74LVTH16245A	3.3-V ABT 16-Bit Bus Transceivers With 3-State Outputs	5-49
SN54/74LVTH162245	3.3-V ABT 16-Bit Bus Transceivers With 3-State Outputs	5-55
SN54/74LVTH16373	3.3-V ABT 16-Bit Transparent D-Type Latches With 3-State Outputs	5-63
SN54/74LVTH162373	3.3-V ABT 16-Bit Transparent D-Type Latches With 3-State Outputs	5-71
SN54/74LVTH16374	3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs	5-79
SN54/74LVTH162374	3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs	5-87
SN54/74LVTH16500	3.3-V ABT 18-Bit Universal Bus Transceivers With 3-State Outputs	5-95
SN54/74LVTH16501	3.3-V ABT 18-Bit Universal Bus Transceivers With 3-State Outputs	5-103
SN54/74LVTH16541	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-111
SN54/74LVTH162541	3.3-V ABT 16-Bit Buffers/Drivers With 3-State Outputs	5-117
SN54/74LVTH16543	3.3-V ABT 16-Bit Registered Transceivers With 3-State Outputs	5-123
SN54/74LVTH16646	3.3-V ABT 16-Bit Bus Transceivers With 3-State Outputs	5-131
SN54/74LVTH16652	3.3-V ABT 16-Bit Bus Transceivers and Registers With 3-State Outputs	5-141
SN54/74LVTH16952	3.3-V ABT 16-Bit Registered Transceivers With 3-State Outputs	5-151

SN54LVTH16240, SN74LVTH16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS684A – MARCH 1997 – REVISED SEPTEMBER 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16240...WD PACKAGE
SN74LVTH16240...DGG OR DL PACKAGE
(TOP VIEW)



description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The 'LVTH16240 devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH16240, SN74LVTH16240

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS684A – MARCH 1997 – REVISED SEPTEMBER 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH16240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16240 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

logic symbol




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVTH16240, SN74LVTH16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCB5684A – MARCH 1997 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH16240	96 mA
SN74LVTH16240	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH16240	48 mA
SN74LVTH16240	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16240, SN74LVTH16240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS684A – MARCH 1997 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH16240		SN74LVTH16240		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH16240, SN74LVTH16240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS684A - MARCH 1997 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH16240			SN74LVTH16240			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2			-1.2			V	
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V	
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4				
	$V_{CC} = 3\text{ V}$		2			2				
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2		
			$I_{OL} = 24\text{ mA}$		0.5			0.5		
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4		
			$I_{OL} = 32\text{ mA}$		0.5			0.5		
			$I_{OL} = 48\text{ mA}$		0.55			0.55		
			$I_{OL} = 64\text{ mA}$		0.55			0.55		
I_I	Control inputs	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10			10			
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1			± 1			
	Data inputs	$V_{CC} = 3.6\text{ V}$		1			1			
		$V_I = 0$		-5			-5			
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0\text{ to }4.5\text{ V}$					± 100			μA	
$I_I(\text{hold})$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75			75			
		$V_I = 2\text{ V}$		-75			-75			
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		5			5			μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-5			-5			μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$		± 100			± 100			μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$		± 100			± 100			μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19			0.19		
			Outputs low		5			5		
			Outputs disabled		0.19			0.19		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2			0.2			mA	
C_i	$V_I = 3\text{ V or }0$		4			4			pF	
C_o	$V_O = 3\text{ V or }0$		9			9			pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16240, SN74LVTH16240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCBS684A – MARCH 1997 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16240				SN74LVTH16240				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.6		4.1	1	2.2	3.5		4	ns
t_{PHL}			1	3.6		4.1	1	2.7	3.5		4	
t_{PZH}	\overline{OE}	Y	1	4.2		5.1	1	2.6	4		4.9	ns
t_{PZL}			1.1	4.6		4.8	1.2	2.6	4.4		4.6	
t_{PHZ}	\overline{OE}	Y	1.9	4.7		5.2	2	3.4	4.5		5	ns
t_{PLZ}			1.9	4.4		4.5	2	3.2	4.2		4.2	
$t_{sk(o)}^\ddagger$								0.5		0.5	ns	


† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is not production tested.





SN54LVTH16240, SN74LVTH16240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS684A – MARCH 1997 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PHL}/t_{PLH}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH162240, SN74LVTH162240 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Outputs Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162240 . . . WD PACKAGE
SN74LVTH162240 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The 'LVTH162240 devices are 16-bit buffers/drivers designed specifically for low-voltage (3.3-V) V_{CC} operation and to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. They have the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer and provide inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-11

SN54LVTH162240, SN74LVTH162240

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

description (continued)

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH162240 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162240 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

SN54LVTH162240, SN74LVTH162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVTH162240, SN74LVTH162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JE5D.51



SN54LVTH162240, SN74LVTH162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS685B - MARCH 1997 - REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH162240		SN74LVTH162240		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-12		-12	mA
I_{OL}	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta v/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}$ C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH162240			SN74LVTH162240			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7$ V, $I_I = -18$ mA			-1.2			-1.2	V
V_{OH}	$V_{CC} = 3$ V, $I_{OH} = -12$ mA	2			2			V
V_{OL}	$V_{CC} = 3$ V, $I_{OL} = 12$ mA			0.8			0.8	V
I_I	Control inputs $V_{CC} = 0$ or 3.6 V, $V_I = 5.5$ V			10			10	μ A
	Data inputs $V_{CC} = 3.6$ V, $V_I = V_{CC}$ or GND			± 1			± 1	
I_{off}	$V_{CC} = 3.6$ V, $V_I = 0$			-5			-5	μ A
	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V						± 100	
$I_I(\text{hold})$	Data inputs $V_{CC} = 3$ V, $V_I = 0.8$ V	75			75			μ A
	$V_I = 2$ V	-75			-75			
I_{OZH}	$V_{CC} = 3.6$ V, $V_O = 3$ V			5			5	μ A
I_{OZL}	$V_{CC} = 3.6$ V, $V_O = 0.5$ V			-5			-5	μ A
I_{OZPU}^{\ddagger}	$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, OE = don't care			± 100			± 100	μ A
I_{OZPD}^{\ddagger}	$V_{CC} = 1.5$ V to 0, $V_O = 0.5$ V to 3 V, OE = don't care			± 100			± 100	μ A
I_{CC}	$V_{CC} = 3.6$ V, $I_O = 0$, $V_I = V_{CC}$ or GND			0.19			0.19	mA
	Outputs high			5			5	
	Outputs disabled			0.19			0.19	
ΔI_{CC}^{\S}	$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND			0.2			0.2	mA
C_i	$V_I = 3$ V or 0		4			4		pF
C_o	$V_O = 3$ V or 0		9			9		pF

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.

‡ This parameter is not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162240, SN74LVTH162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162240				SN74LVTH162240				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	4.2		5	1	2.5	4		4.6	ns
t_{PHL}			1	4.2		5	1	2.9	4		4.6	
t_{PZH}	\overline{OE}	Y	1	5		5.5	1	2.8	4.8		5.7	ns
t_{PZL}			1	4.9		5.1	1	2.8	4.7		4.9	
t_{PHZ}	\overline{OE}	Y	1.9	4.9		5.4	2	3.5	4.7		5.2	ns
t_{PLZ}			1.9	4.7		4.8	2	3.4	4.5		4.5	
$t_{sk(o)}‡$								0.5		0.5	ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162240, SN74LVTH162240
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS685B – MARCH 1997 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O \leq 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH16241, SN74LVTH16241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS693 - MAY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16241... WD PACKAGE
SN74LVTH16241... DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (\overline{OE} and \overline{OE}) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16241, SN74LVTH16241

3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS693 – MAY 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH16241 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16241 is characterized for operation from -40°C to 85°C .

FUNCTION TABLES


INPUTS		OUTPUTS
1OE, 4OE	1A, 4A	1Y, 4Y
L	H	H
L	L	L
H	X	Z

INPUTS		OUTPUTS
2OE, 3OE	2A, 3A	2Y, 3Y
H	H	H
H	L	L
L	X	Z

SN54LVTH16241, SN74LVTH16241
 3.3-V ABT 16-BIT BUFFERS/DRIVERS
 WITH 3-STATE OUTPUTS

SCBS693 - MAY 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LVTH16241, SN74LVTH16241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS693 – MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH16241	96 mA
SN74LVTH16241	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH16241	48 mA
SN74LVTH16241	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16241, SN74LVTH16241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS693 – MAY 1997

recommended operating conditions (see Note 4)

		SN54LVTH16241		SN74LVTH16241		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16241, SN74LVTH16241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS693 – MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH16241			SN74LVTH16241			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		0.2	V
		$I_{OL} = 24\text{ mA}$			0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		0.4	
		$I_{OL} = 32\text{ mA}$			0.5		0.5	
		$I_{OL} = 48\text{ mA}$			0.55			
		$I_{OL} = 64\text{ mA}$					0.55	
I_I	Control inputs	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$			10		10	μA
	Data inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$			± 1		± 1	
		$V_{CC} = 3.6\text{ V}$, $V_I = 0$			1		1	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			± 100			± 100	μA
$I_{I(\text{hold})}$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75		75		μA
		$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$		-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5			5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5			-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care			± 100			± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care			± 100			± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19			0.19	mA
		Outputs low		5			5	
		Outputs disabled		0.19			0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2			0.2	mA
C_I	$V_I = 3\text{ V or }0$			4			4	pF
C_O	$V_O = 3\text{ V or }0$			9			9	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16241, SN74LVTH16241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS693 - MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16241				SN74LVTH16241				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1.1	3.7		4	1.2	2.6	3.5		3.8	ns
t_{PHL}			1.1	3.7		4	1.2	2.2	3.5		3.8	
t_{PZH}	\overline{OE} or OE	Y	1.1	4.7		5.3	1.2	3.2	4.5		5.1	ns
t_{PZL}			1.1	4.7		5.2	1.2	3.2	4.5		4.9	
t_{PHZ}	\overline{OE} or OE	Y	1.9	5.5		6.1	2	3.7	5.3		5.9	ns
t_{PLZ}			1.9	5.2		5.7	2	3.4	4.9		5.4	
$t_{sk(o)}^\ddagger$								0.5		0.5	ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH16241, SN74LVTH16241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS693 – MAY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH162241, SN74LVTH162241 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997

- Members of the Texas Instruments *Widebus™* Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162241 . . . WD PACKAGE
SN74LVTH162241 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide noninverting outputs and complementary output-enable (OE and \overline{OE}) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH162241, SN74LVTH162241

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997

description (continued)

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH162241 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162241 is characterized for operation from -40°C to 85°C .

FUNCTION TABLES

INPUTS			OUTPUTS
$\overline{1OE}$, $4\overline{OE}$	1A, 4A		1Y, 4Y
L	H		H
L	L		L
H	X		Z

INPUTS			OUTPUTS
2OE, 3OE	2A, 3A		2Y, 3Y
H	H		H
H	L		L
L	X		Z




SN54LVTH162241, SN74LVTH162241
 3.3-V ABT 16-BIT BUFFERS/DRIVERS
 WITH 3-STATE OUTPUTS

†

SCBS692 – MAY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162241, SN74LVTH162241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162241, SN74LVTH162241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997

recommended operating conditions (see Note 4)

		SN54LVTH162241		SN74LVTH162241		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-12		-12	mA
I _{OL}	Low-level output current		12		12	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate			200	200	μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH162241		SN74LVTH162241		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA				-1.2	-1.2	V
V _{OH}		V _{CC} = 3 V, I _{OH} = -12 mA		2		2		V
V _{OL}		V _{CC} = 3 V, I _{OL} = 12 mA				0.8	0.8	V
I _I		V _{CC} = 0 or 3.6 V, V _I = 5.5 V				10	10	μA
	Control inputs	V _{CC} = 3.6 V, V _I = V _{CC} or GND				±1	±1	μA
	Data inputs	V _{CC} = 3.6 V, V _I = V _{CC} V _I = 0				1 -5	1 -5	μA
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100	±100	μA
I _I (hold)	Data inputs	V _{CC} = 3 V, V _I = 0.8 V		75		75		μA
		V _{CC} = 3 V, V _I = 2 V		-75		-75		μA
I _{OZH}		V _{CC} = 3.6 V, V _O = 3 V				5	5	μA
I _{OZL}		V _{CC} = 3.6 V, V _O = 0.5 V				-5	-5	μA
I _{OZPU} ‡		V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE/OE = don't care				±100	±100	μA
I _{OZPD} ‡		V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE/OE = don't care				±100	±100	μA
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		0.19	0.19	mA
				Outputs low		5	5	
				Outputs disabled		0.19	0.19	
ΔI _{CC} §		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				0.2	0.2	mA
C _i		V _I = 3 V or 0		4		4		pF
C _o		V _O = 3 V or 0		9		9		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162241, SN74LVTH162241
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162241				SN74LVTH162241				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1.3	4.3		4.9	1.4	3	4.1		4.7	ns
t_{PHL}			1.3	4.3		4.9	1.4	2.4	4.1		4.7	
t_{PZH}	\overline{OE} or OE	Y	1.1	5.2		5.9	1.2	3.5	4.9		5.7	ns
t_{PZL}			1.4	5		5.4	1.5	3.5	4.8		5.2	
t_{PHZ}	\overline{OE} or OE	Y	1.9	5.5		6.2	2	3.7	5.3		5.9	ns
t_{PLZ}			1.9	5.2		5.7	2	3.6	4.9		5.4	
$t_{sk(o)}^\ddagger$								0.5		0.5	ns	


† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


SN54LVTH162241, SN74LVTH162241
 3.3-V ABT 16-BIT BUFFERS/DRIVERS
 WITH 3-STATE OUTPUTS

SCBS692 – MAY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
 PULSE DURATION




VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHZ}	GND



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS1421 - MAY 1992 - REVISED JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **High-Impedance State During Power Up and Power Down**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16244A...WD PACKAGE
SN74LVTH16244A...DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

The LVTH16244A are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5-V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5-V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH16244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVTH16244A, SN74LVTH16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS1421 – MAY 1992 – REVISED JULY 1997

FUNCTION TABLE
 (each buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVTH16244A, SN74LVTH16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS1421 - MAY 1992 - REVISED JULY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH16244A	96 mA
SN74LVTH16244A	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH16244A	48 mA
SN74LVTH16244A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16244A, SN74LVTH16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS142I – MAY 1992 – REVISED JULY 1997

recommended operating conditions (see Note 4)

		SN54LVTH16244A		SN74LVTH16244A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		$\mu\text{s}/\text{V}$
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16244A, SN74LVTH16244A 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS1421 – MAY 1992 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH16244A			SN74LVTH16244A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4			
	$V_{CC} = 3\text{ V}$		2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2	
			$I_{OL} = 24\text{ mA}$		0.5			0.5	
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4	
			$I_{OL} = 32\text{ mA}$		0.5			0.5	
			$I_{OL} = 48\text{ mA}$		0.55			0.55	
			$I_{OL} = 64\text{ mA}$					0.55	
I_I	Control inputs	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10			10		
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1			± 1		
	Data inputs	$V_{CC} = 3.6\text{ V}$		1			1		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100			μA
			$V_I = 0.8\text{ V}$		75			75	
$I_{I(\text{hold})}$	Data inputs	$V_{CC} = 3\text{ V}$		-75			-75		μA
		$V_I = 2\text{ V}$							
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		5			5			μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-5			-5			μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$		± 100			± 100			μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $OE = \text{don't care}$		± 100			± 100			μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19			0.19	
			Outputs low		5			5	
			Outputs disabled		0.19			0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2			0.2			mA
C_i	$V_I = 3\text{ V or }0$		4			4			pF
C_o	$V_O = 3\text{ V or }0$		9			9			pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16244A, SN74LVTH16244A
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS1421 – MAY 1992 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16244A				SN74LVTH16244A				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V			$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1.1	3.4		3.9	1.2	2.3	3.2		3.7	ns
t_{PHL}			1.1	3.4		3.9	1.2	2	3.2		3.7	
t_{PZH}	\overline{OE}	Y	1.1	4.2		5.2	1.2	2.6	4		5	ns
t_{PZL}			1.1	4.2		5.2	1.2	2.7	4		5	
t_{PHZ}	\overline{OE}	Y	2.1	4.7		5.2	2.2	3.3	4.5		5	ns
t_{PLZ}			1.9	4.5		4.7	2	3.1	4.2		4.4	
$t_{sk(o)}‡$								0.5			ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.


‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH162244, SN74LVTH162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258G - JUNE 1993 - REVISED JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static-Power Dissipation**
- **Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH162244 . . . WD PACKAGE
 SN74LVTH162244 . . . DGG OR DL PACKAGE
 (TOP VIEW)



description

The 'LVTH162244 are 16-bit buffers and line drivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable (OE) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162244, SN74LVTH162244

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS258G – JUNE 1993 – REVISED JULY 1997

description (continued)

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22-Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH162244 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH162244 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT Y
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN54LVTH162244, SN74LVTH162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258G – JUNE 1993 – REVISED JULY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL}	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.



SN54LVTH162244, SN74LVTH162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258G – JUNE 1993 – REVISED JULY 1997

recommended operating conditions (see Note 4)

		SN54LVTH162244		SN74LVTH162244		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-12		-12	mA
I_{OL}	Low-level output current		12		12	mA
$\Delta V/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}$ C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH162244		SN74LVTH162244		UNIT
				MIN	TYP†	MAX	MIN	
V_{IK}		$V_{CC} = 2.7$ V,	$I_I = -18$ mA		-1.2		-1.2	V
V_{OH}		$V_{CC} = 3$ V,	$I_{OH} = -12$ mA	2		2		V
V_{OL}		$V_{CC} = 3$ V,	$I_{OL} = 12$ mA		0.8		0.8	V
I_I		$V_{CC} = 0$ or 3.6 V,	$V_I = 5.5$ V		10		10	μ A
	Control inputs	$V_{CC} = 3.6$ V,	$V_I = V_{CC}$ or GND		± 1		± 1	
	Data inputs	$V_{CC} = 3.6$ V	$V_I = V_{CC}$ $V_I = 0$		1 -5		1 -5	
I_{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V				± 100	μ A
$I_I(\text{hold})$	A inputs	$V_{CC} = 3$ V	$V_I = 0.8$ V	75		75		μ A
			$V_I = 2$ V	-75		-75		μ A
I_{OZH}		$V_{CC} = 3.6$ V,	$V_O = 3$ V		5		5	μ A
I_{OZL}		$V_{CC} = 3.6$ V,	$V_O = 0.5$ V		-5		-5	μ A
I_{OZPU}^{\ddagger}		$V_{CC} = 0$ to 1.5 V, $V_O = 0.5$ V to 3 V, $OE = \text{don't care}$			± 100		± 100	μ A
I_{OZPD}^{\ddagger}		$V_{CC} = 1.5$ V to 0, $V_O = 0.5$ V to 3 V, $OE = \text{don't care}$			± 100		± 100	μ A
I_{CC}		$V_{CC} = 3.6$ V, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.19		0.19	mA
			Outputs low		5		5	
			Outputs disabled		0.19		0.19	
ΔI_{CC}^{\S}		$V_{CC} = 3$ V to 3.6 V, One input at $V_{CC} - 0.6$ V, Other inputs at V_{CC} or GND		0.2		0.2	mA	
C_I		$V_I = 3$ V or 0		4		4	pF	
C_O		$V_O = 3$ V or 0		9		9	pF	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^{\circ}$ C.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162244, SN74LVTH162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258G – JUNE 1993 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162244				SN74LVTH162244				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1.3	4.5		5.1	1.4	3.4	4		4.8	ns
t_{PHL}			1.1	3.9		4.5	1.2	2.9	3.6		4.1	
t_{PZH}	\overline{OE}	Y	1.1	5.3		6.7	1.2	3.9	5.1		6.5	ns
t_{PZL}			1.3	4.7		6.1	1.4	3.8	4.5		5.8	
t_{PHZ}	\overline{OE}	Y	2.1	5.3		5.6	2.2	4.4	5		5.4	ns
t_{PLZ}			1.9	5.5		5.8	2	4.2	5		5.4	
$t_{sk(o)}‡$								0.5			ns	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH162244, SN74LVTH162244
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS258G – JUNE 1993 – REVISED JULY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16245A, SN74LVTH16245A 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS143H – MAY 1992 – REVISED SEPTEMBER 1997

- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Members of the Texas Instruments Widebus™ Family**
- **High-Impedance State During Power Up and Power Down**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16245A . . . WD PACKAGE
SN74LVTH16245A . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH16245A devices are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the devices so that the buses are effectively isolated.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH16245A, SN74LVTH16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143H – MAY 1992 – REVISED SEPTEMBER 1997

description (continued)


When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH16245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16245A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16245A, SN74LVTH16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143H – MAY 1992 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16245A	96 mA
SN74LVTH16245A	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16245A	48 mA
SN74LVTH16245A	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH16245A		SN74LVTH16245A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10	10	ns/v
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16245A, SN74LVTH16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143H – MAY 1992 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LVTH16245A		SN74LVTH16245A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA			-1.2		V	
V _{OH}		V _{CC} = MIN to MAX‡, I _{OH} = -100 µA	V _{CC} -0.2		V _{CC} -0.2		V	
		V _{CC} = 2.7 V, I _{OH} = -8 mA	2.4		2.4			
		V _{CC} = 3 V, I _{OH} = -24 mA	2					
V _{OL}		V _{CC} = 2.7 V, I _{OL} = 100 µA			0.2		V	
			V _{CC} = 3 V, I _{OL} = 16 mA			0.5		
		V _{CC} = 3 V, I _{OL} = 32 mA				0.4		
			V _{CC} = 3 V, I _{OL} = 48 mA			0.5		
		V _{CC} = 3 V, I _{OL} = 64 mA				0.55		
								0.55
I _I	Control inputs	V _{CC} = 3.6 V, V _I = V _{CC} or GND			±1		µA	
		V _{CC} = 0 or 3.6 V, V _I = 5.5 V			10			
	A or B ports‡	V _{CC} = 3.6 V, V _I = V _{CC}			20			
		V _{CC} = 3.6 V, V _I = 0			1			
I _{off}	V _{CC} = 0, V _I or V _O = 0 to 4.5 V					±100		
I _{I(hold)}	A or B ports	V _{CC} = 3 V, V _I = 0.8 V	75		75		µA	
		V _{CC} = 3 V, V _I = 2 V	-75		-75			
I _{OZPU} §		V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = don't care			±100		µA	
I _{OZPD} §		V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = don't care			±100		µA	
I _{CC} ¶		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high		0.09		0.19	
			Outputs low			5		5
			Outputs disabled			0.09		0.19
ΔI _{CC}		V _{CC} = 3 V to 3.6, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND			0.2		0.2	
C _i		V _I = 3 V or 0			4		4	
C _{io}		V _O = 3 V or 0			10		10	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Unused pins at V_{CC} or GND

§ This parameter is not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVTH16245A, SN74LVTH16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS143H - MAY 1992 - REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16245A				SN74LVTH16245A				UNIT	
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A or B	B or A	0.5	4.4	5.3		1.5	2.3	3.3	3.7		ns
t_{PHL}			0.5	4.7	5.5		1.3	2.1	3.3	3.5		
t_{PZH}	\overline{OE}	A or B	0.5	7	7.7		1.5	2.8	4.5	5.3		ns
t_{PZL}			0.5	5.8	7.2		1.6	2.9	4.6	5.2		
t_{PHZ}	\overline{OE}	A or B	1	7.2	7.7		2.3	3.7	5.1	5.5		ns
t_{PLZ}			1	6.3	6.5		2.2	3.5	5.1	5.4		
$t_{sk(o)}\ddagger$								0.5		0.5	ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$.


‡ Skew between any two outputs of the same package switching in the same direction. This parameter is not production tested.



SN54LVTH16245A, SN74LVTH16245A
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS143H – MAY 1992 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162245, SN74LVTH162245 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS260H – JUNE 1993 – REVISED JULY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- A-Port Outputs Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- High-Impedance State During Power Up and Power Down
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162245 . . . WD PACKAGE
SN74LVTH162245 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH162245 are 16-bit (dual-octal) noninverting 3-state transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH162245, SN74LVTH162245

3.3-V ABT 16-BIT BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS260H—JUNE 1993—REVISED JULY 1997

description (continued)

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. The devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH162245 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162245 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

SN54LVTH162245, SN74LVTH162245
 3.3-V ABT 16-BIT BUS TRANSCEIVERS
 WITH 3-STATE OUTPUTS



SCBS260H - JUNE 1993 - REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162245, SN74LVTH162245

3.3-V ABT 16-BIT BUS TRANSCEIVERS

WITH 3-STATE OUTPUTS

SCBS260H – JUNE 1993 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH162245 (B port)	96 mA
SN74LVTH162245 (B port)	128 mA
A port	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH162245 (B port)	48 mA
SN74LVTH162245 (B port)	64 mA
A port	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH162245		SN74LVTH162245		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V	
V_{IH}	High-level input voltage	2		2		V	
V_{IL}	Low-level input voltage		0.8		0.8	V	
V_I	Input voltage		5.5		5.5	V	
I_{OH}	High-level output current	A port		-12		-12	mA
		B port		-24		-32	mA
I_{OL}	Low-level output current	A port		12		12	mA
		B port		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate			10		ns/V	
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V	
T_A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162245, SN74LVTH162245
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS260H – JUNE 1993 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH162245			SN74LVTH162245			UNIT	
				MIN	TYP†	MAX	MIN	TYP†	MAX		
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2			-1.2	V	
V_{OH}	A port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V	
		$V_{CC} = 3\text{ V}$, $I_{OH} = -12\text{ mA}$		2			2				
	B port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$				
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4				
		$V_{CC} = 3\text{ V}$		2			2				
							2				
V_{OL}	A port	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2			V	
		$V_{CC} = 3\text{ V}$, $I_{OL} = 12\text{ mA}$		0.8			0.8				
	B port	$V_{CC} = 2.7\text{ V}$		0.2			0.2				
				0.5			0.5				
		$V_{CC} = 3\text{ V}$		0.4			0.4				
				0.5			0.5				
				0.55			0.55				
							0.55				
I_I	Control inputs	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		± 1			± 1			μA	
		$V_{CC} = 0$ or 3.6 V , $V_I = 5.5\text{ V}$		10			10				
	A or B ports	$V_{CC} = 3.6\text{ V}$		20			20				
				5			5				
				-10			-10				
I_{off}		$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V		± 100			± 100			μA	
$I_{I(\text{hold})}$	A or B ports	$V_{CC} = 3\text{ V}$		75			75			μA	
				-75			-75				
I_{OZPU}^\ddagger		$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$		± 100			± 100			μA	
I_{OZPD}^\ddagger		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$		± 100			± 100			μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND		Outputs high		0.19			0.19			mA
			Outputs low		5			5			
			Outputs disabled		0.19			0.19			
ΔI_{CC}^\S		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.3			0.2			mA	
C_i		$V_I = 3\text{ V}$ or 0		4			4			pF	
C_{io}		$V_O = 3\text{ V}$ or 0		10			10			pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



SN54LVTH162245, SN74LVTH162245
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS260H – JUNE 1993 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162245				SN74LVTH162245				UNIT	
			$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	B	1	3.5	4		1	2.3	3.3	3.7		ns
t_{PHL}			1	3.5	3.9		1	2.2	3.3	3.5		
t_{PLH}	B	A	1	4.3	5.3		1	2.8	4	4.6		ns
t_{PHL}			1	4.2	4.5		1	2.5	3.4	3.6		
t_{PZH}	\overline{OE}	B	1	4.8	5.9		1	2.8	4.6	5.4		ns
t_{PZL}			1	4.8	5.5		1	3	4.6	5.2		
t_{PZH}	\overline{OE}	A	1	5.5	7.2		1	3.3	5.3	6.3		ns
t_{PZL}			1	5.4	6.4		1	3.3	5.1	5.8		
t_{PHZ}	\overline{OE}	B	1.5	5.5	5.8		1.5	3.8	5.2	5.5		ns
t_{PLZ}			1.5	5.5	5.8		1.5	3.5	5.1	5.4		
t_{PHZ}	\overline{OE}	A	1.5	5.8	6.5		1.5	4	5.6	5.9		ns
t_{PLZ}			1.2	6.3	6.3		1.5	3.8	5.5	5.5		
$t_{sk(o)}\ddagger$								0.5			ns	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ \text{C}$.


‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SN54LVTH162245, SN74LVTH162245
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS260H - JUNE 1993 - REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms



SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS
 SCBS144H – MAY 1992 – REVISED JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16373 . . . WD PACKAGE
 SN74LVTH16373 . . . DGG OR DL PACKAGE
 (TOP VIEW)



description

The 'LVTH16373 are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144H - MAY 1992 - REVISED JULY 1997

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH16373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16373 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
 (each 8-bit section)


INPUTS			OUTPUT Q
\overline{OE}	LE	D	
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS
SCBS144H - MAY 1992 - REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH16373, SN74LVTH16373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS144H – MAY 1992 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16373	96 mA
SN74LVTH16373	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16373	48 mA
SN74LVTH16373	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH16373		SN74LVTH16373		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		–24		–32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μ s/V
T_A Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144H – MAY 1992 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH16373			SN74LVTH16373			UNIT		
				MIN	TYP†	MAX	MIN	TYP†	MAX			
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2			-1.2	V		
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V		
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4					
		$V_{CC} = 3\text{ V}$		$I_{OH} = -24\text{ mA}$			2					
V_{OL}		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2	V		
				$I_{OL} = 24\text{ mA}$		0.5			0.5			
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4			
				$I_{OL} = 32\text{ mA}$		0.5			0.5			
				$I_{OL} = 48\text{ mA}$		0.55						
				$I_{OL} = 64\text{ mA}$					0.55			
I_I		$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10			10			μA		
		Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1			± 1					
		Data inputs $V_{CC} = 3.6\text{ V}$		$V_I = V_{CC}$			1					
				$V_I = 0$			-5					
I_{off}		$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100			μA		
$I_{I(\text{hold})}$		Data inputs $V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75			75			μA
				$V_I = 2\text{ V}$		-75			-75			
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		5			5			μA		
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-5			-5			μA		
I_{OZPU}^\ddagger		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100			± 100			μA		
I_{OZPD}^\ddagger		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100			± 100			μA		
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19			0.19			mA
				Outputs low		5			5			
				Outputs disabled		0.19			0.19			
ΔI_{CC}^\S		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2			0.2			mA		
C_i		$V_I = 3\text{ V or }0$		3			3			pF		
C_o		$V_O = 3\text{ V or }0$		9			9			pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-67

SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144H – MAY 1992 – REVISED JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH16373				SN74LVTH16373				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3		3		3		3		ns
t _{su}	Setup time, data before LE↓	1		0.6		1		0.6		ns
t _h	Hold time, data after LE↓	1		1.1		1		1.1		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16373				SN74LVTH16373				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t _{PLH}	D	Q	1.4	4	4.4		1.5	2.7	3.8	4.2		ns
t _{PHL}			1.4	3.8	4.2		1.5	2.5	3.6	4		
t _{PLH}	LE	Q	2	4.5	5		2.1	3	4.3	4.8		ns
t _{PHL}			2	4.2	4.2		2.1	2.9	4	4		
t _{PSZ}	OE	Q	1.4	4.5	5.3		1.5	2.8	4.3	5.1		ns
t _{PZL}			1.4	4.5	5.1		1.5	2.8	4.3	4.7		
t _{PHZ}	OE	Q	2.3	5.2	5.6		2.4	3.5	5	5.4		ns
t _{PLZ}			1.9	4.9	5.1		2	3.2	4.7	4.8		
t _{sk(o)} ‡								0.5			ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH16373, SN74LVTH16373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS144H - MAY 1992 - REVISED JULY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH162373, SN74LVTH162373 3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Output Ports Have Equivalent 22- Ω Series Resistors, So No External Resistors Are Required
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162373 . . . WD PACKAGE
SN74LVTH162373 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH162373 devices are 16-bit transparent D-type latches with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVTH162373, SN74LVTH162373

3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

description (continued)

The LVTH162373 devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH162373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162373 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS



SCBS261G - JULY 1993 - REVISED DECEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O	30 mA
Current into any output in the high state, I_{OH} (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH162373		SN74LVTH162373		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-12		-12	mA
I_{OL}	Low-level output current		12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH162373			SN74LVTH162373			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7 \text{ V}$, $I_I = -18 \text{ mA}$		-1.2			-1.2			V
V_{OH}	$V_{CC} = 3 \text{ V}$, $I_{OH} = -12 \text{ mA}$		2			2			V
V_{OL}	$V_{CC} = 3 \text{ V}$, $I_{OL} = 12 \text{ mA}$		0.8			0.8			V
I_I	$V_{CC} = 0 \text{ or } 3.6 \text{ V}$, $V_I = 5.5 \text{ V}$		10			10			μA
	Control inputs	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC} \text{ or GND}$	± 1			± 1			
		Data inputs	$V_{CC} = 3.6 \text{ V}$, $V_I = V_{CC}$	1			1		
		$V_I = 0$	-5			-5			
I_{off}	$V_{CC} = 0$, $V_I \text{ or } V_O = 0 \text{ to } 4.5 \text{ V}$					+100			μA
$I_I(\text{hold})$	A inputs	$V_{CC} = 3 \text{ V}$, $V_I = 0.8 \text{ V}$	75			75			μA
		$V_I = 2 \text{ V}$	-75			-75			
I_{OZH}	$V_{CC} = 3.6 \text{ V}$, $V_O = 3 \text{ V}$		5			5			μA
I_{OZL}	$V_{CC} = 3.6 \text{ V}$, $V_O = 0.5 \text{ V}$		-5			-5			μA
I_{OZPU}	$V_{CC} = 0 \text{ to } 1.5 \text{ V}$, $V_O = 0.5 \text{ V to } 3 \text{ V}$, OE = don't care		± 100			± 100			μA
I_{OZPD}	$V_{CC} = 1.5 \text{ V to } 0$, $V_O = 0.5 \text{ V to } 3 \text{ V}$, OE = don't care		± 100			± 100			μA
I_{CC}	$V_{CC} = 3.6 \text{ V}$, $I_O = 0$, $V_I = V_{CC} \text{ or GND}$		Outputs high		0.19		0.19		mA
			Outputs low		5		5		
			Outputs disabled		0.19		0.19		
ΔI_{CC}^\ddagger	$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$, One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND		0.2			0.2			mA
C_i	$V_I = 3 \text{ V or } 0$		3			3			pF
C_o	$V_O = 3 \text{ V or } 0$		9			9			pF

* On products conformant to MIL-PRF-38535, this parameter is not production tested.

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ \text{ C}$.

‡ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH162373				SN74LVTH162373				UNIT
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_w	Pulse duration, LE high	3		3		3		3		ns
t_{SU}	Setup time, data before LE↓	1.3		0.6		1		0.6		ns
t_H	Hold time, data after LE↓	1		1.1		1		1.1		ns



SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162373				SN74LVTH162373				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	D	Q	1.8	5	5.7		1.9	3.1	4.6	5.1		ns
t_{PHL}			1.8	4.4	4.8		1.9	2.8	4	4.3		
t_{PLH}	LE	Q	2.1	5.4	6.2		2.2	3.4	5.1	5.8		ns
t_{PHL}			2.1	4.9	4.7		2.2	3.2	4.6	4.3		
t_{PZH}	\overline{OE}	Q	1.7	5.6	7		1.8	3.2	5.4	6.6		ns
t_{PZL}			1.7	5.3	5.9		1.8	3.2	4.9	5.5		
t_{PHZ}	\overline{OE}	Q	2.3	6.3	6.6		2.4	3.8	5.4	5.7		ns
t_{PLZ}			1	7.4	6.4		2.2	3.5	5.1	5		
$t_{sk(o)}^\ddagger$								0.5			ns	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ \text{C}$.


‡ Skew between any two outputs of the same package switching in the same direction.



SN54LVTH162373, SN74LVTH162373
3.3-V ABT 16-BIT TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCBS261G – JULY 1993 – REVISED DECEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH16374, SN74LVTH16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS145H – MAY 1992 – REVISED JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16374 . . . WD PACKAGE
 SN74LVTH16374 . . . DGG OR DL PACKAGE
 (TOP VIEW)



description

The 'LVTH16374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-79

SN54LVTH16374, SN74LVTH16374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145H – MAY 1992 – REVISED JULY 1997

description (continued)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54LVTH16374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16374 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT Q
\overline{OE}	CLK	D	
L	\uparrow	H	H
L	\uparrow	L	L
L	L	X	Q_0
H	X	X	Z


SN54LVTH16374, SN74LVTH16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS
SCBS145H - MAY 1992 - REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH16374, SN74LVTH16374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCBS145H – MAY 1992 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16374	96 mA
SN74LVTH16374	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16374	48 mA
SN74LVTH16374	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH16374		SN74LVTH16374		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-24		-32	mA
I_{OL} Low-level output current		48		64	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μs/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH16374, SN74LVTH16374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS145H – MAY 1992 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH16374		SN74LVTH16374		UNIT	
		MIN	TYP†	MAX	MIN		TYP†
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2		-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$		V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4		
	$V_{CC} = 3\text{ V}$, $I_{OH} = -24\text{ mA}$	2					
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V
		$I_{OL} = 24\text{ mA}$		0.5		0.5	
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4	
		$I_{OL} = 32\text{ mA}$		0.5		0.5	
		$I_{OL} = 48\text{ mA}$		0.55			
		$I_{OL} = 64\text{ mA}$				0.55	
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1		± 1	
	$V_{CC} = 3.6\text{ V}$	$V_I = 0$		1		1	
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					-5	μA
$I_{I(\text{hold})}$	Data inputs	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$		75		75	μA
		$V_{CC} = 3\text{ V}$, $V_I = 2\text{ V}$		-75		-75	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA
		Outputs low		5		5	
		Outputs disabled		0.19		0.19	
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA
C_i	$V_I = 3\text{ V or }0$			3		3	pF
C_o	$V_O = 3\text{ V or }0$			9		9	pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-83

SN54LVTH16374, SN74LVTH16374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS145H – MAY 1992 – REVISED JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH16374				SN74LVTH16374				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		0	160	0	160	0	160	0	160	MHz
t _w	Pulse duration, CLK high or low		3		3		3		3		ns
t _{su}	Setup time, data before CLK↑	High or low	2		2.2		1.8		2		ns
t _h	Hold time, data after CLK↑	High or low	0.8		0.2		0.8		0.1		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16374				SN74LVTH16374				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			160		160		160		160		MHz
t _{PLH}	CLK	Q	1.8	4.7	5.4	1.9	3	4.5	5.2		ns
t _{PHL}			2	4.2	4.4	2.1	2.9	4	4.2		
t _{PZH}	$\overline{\text{OE}}$	Q	1.4	4.7	5.6	1.5	2.8	4.5	5.4		ns
t _{PZL}			1.4	4.6	5.2	1.5	2.8	4.4	5		
t _{PHZ}	$\overline{\text{OE}}$	Q	2.3	5.2	5.6	2.4	3.5	5	5.4		ns
t _{PLZ}			1.9	4.8	5	2	3.2	4.6	4.8		
t _{sk(o)‡}								0.5			ns


† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

SN54LVTH16374, SN74LVTH16374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCBS145H – MAY 1992 – REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O \leq$ 50 Ω , $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




SN54LVTH162374, SN74LVTH162374 3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262E – JULY 1993 – REVISED JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25° C**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 500 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH162374 . . . WD PACKAGE
SN74LVTH162374 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH162374 are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH162374, SN74LVTH162374

3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCBS262E - JULY 1993 - REVISED JULY 1997

description (continued)

The 'LVTH162374 can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the Q outputs of the flip-flop take on the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH162374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162374 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	\uparrow	H	H
L	\uparrow	L	L
L	L	X	Q_0
H	X	X	Z

SN54LVTH162374, SN74LVTH162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS


SCBS262E – JULY 1993 – REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162374, SN74LVTH162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262E – JULY 1993 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O	30 mA
Current into any output in the high state, I_O (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH162374		SN74LVTH162374		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-12		-12	mA
I_{OL} Low-level output current		12		12	mA
$\Delta t/\Delta v$ Input transition rise or fall rate		Outputs enabled		10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate		200		200	μ s/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH162374, SN74LVTH162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262E – JULY 1993 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH162374			SN74LVTH162374			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA		-1.2			-1.2			V
V _{OH}	V _{CC} = 3 V, I _{OH} = -12 mA		2			2			V
V _{OL}	V _{CC} = 3 V, I _{OL} = 12 mA		0.8			0.8			V
I _I	Control inputs	V _{CC} = 0 or 3.6 V, V _I = 5.5 V	10			10			μA
		V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1			±1			
		V _{CC} = 3.6 V, V _I = 0	-5			-5			
I _{off}	Data inputs	V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100			μA
		V _{CC} = 3 V, V _I = 0.8 V	75			75			
I _{I(hold)}	A inputs	V _{CC} = 3 V, V _I = 2 V	-75			-75			μA
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V		5			5			μA
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V		-5			-5			μA
I _{OZPU} ‡	V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = don't care		±100			±100			μA
I _{OZPD} ‡	V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = don't care		±100			±100			μA
I _{CC}	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	0.19			0.19			mA
		Outputs low	5			5			
		Outputs disabled	0.19			0.19			
ΔI _{CC} §	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.2			0.2			mA
C _i	V _I = 3 V or 0		3			3			pF
C _o	V _O = 3 V or 0		9			9			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH162374				SN74LVTH162374				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{clock}	Clock frequency	0	160	0	160	0	160	0	160	MHz
t _w	Pulse duration, CLK high or low	3		3		3		3		ns
t _{su}	Setup time, data before CLK↑	High or low		2		2.2		1.8		ns
t _h	Hold time, data after CLK↑	High or low		0.8		0.2		0.8		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162374, SN74LVTH162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262E – JULY 1993 – REVISED JULY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162374				SN74LVTH162374				UNIT	
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
f_{max}			160		160			160		160	MHz	
t_{PLH}	CLK	Q	1.9	5.5		6.4	2	3.4	5.3		6.2	ns
t_{PHL}			2.1	5.1		5.3	2.2	3.3	4.9		5.1	
t_{PZH}	\overline{OE}	Q	1.7	5.8		7.1	1.8	3.5	5.6		6.9	ns
t_{PZL}			1.7	5.2		6.2	1.8	3.5	4.9		6	
t_{PHZ}	\overline{OE}	Q	2.3	5.6		6	2.4	4.2	5.4		5.7	ns
t_{PLZ}			1.9	5.7		5.6	2	3.8	5		5.1	
$t_{sk(o)}^\ddagger$								0.5			ns	

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH162374, SN74LVTH162374
3.3-V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCBS262E - JULY 1993 - REVISED JULY 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuit and Voltage Waveforms

SN54LVTH16500, SN74LVTH16500 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS701 - JULY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- *UBT™* (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16500...WD PACKAGE
SN74LVTH16500...DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

description

The 'LVTH16500 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if $\overline{\text{CLKAB}}$ is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the high-to-low transition of $\overline{\text{CLKAB}}$. Output-enable OEAB is active high. When OEAB is high, the B-port outputs are active. When OEAB is low, the B-port outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
 SCBS701 – JULY 1997

description (continued)

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and \overline{CLKBA} . The output enables are complementary (OEAB is active high and \overline{OEBA} is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54LVTH16500 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16500 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↓	L	L
H	L	↓	H	H
H	L	H	X	B_0^{\ddagger}
H	L	L	X	B_0^{\S}

† A-to-B data flow is shown; B-to-A flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low


PRODUCT PREVIEW



SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS701 - JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW



SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS701 - JULY 1997

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH16500	96 mA
SN74LVTH16500	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH16500	48 mA
SN74LVTH16500	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS701 – JULY 1997

recommended operating conditions (see Note 4)

		SN54LVTH16500		SN74LVTH16500		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		48		64	mA
ΔV/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
ΔV/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCB5701 - JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LVTH16500			SN74LVTH16500			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
		$V_{CC} = 3\text{ V}$	2			2			
V_{OL}		$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2		V
			$I_{OL} = 24\text{ mA}$		0.5		0.5		
		$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
			$I_{OL} = 32\text{ mA}$		0.5		0.5		
			$I_{OL} = 48\text{ mA}$		0.55		0.55		
I_I		Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$			± 1		± 1		μA
			A or B ports‡ $V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		10		10	
		$V_I = 5.5\text{ V}$		20		20			
				$V_I = 0$		-10		-10	
I_{off}		$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$		A or B ports $V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$		75		75		μA
			$V_I = 2\text{ V}$		-75		-75		
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1		1		μA
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1		-1		μA
I_{OZPU}^{\S}		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care				± 100		μA	
I_{OZPD}^{\S}		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care				± 100		μA	
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19		mA
			Outputs low		5		5		
			Outputs disabled		0.19		0.19		
$\Delta I_{CC}^{\parallel}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$. One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.2		mA	
C_i		$V_I = 3\text{ V or }0$				3.5		pF	
C_{iO}		$V_O = 3\text{ V or }0$				12		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS701 – JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH16500				SN74LVTH16500				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	125	0	150	0	125	MHz
t _w	Pulse duration	LE high	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns
		CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	
t _{su}	Setup time	A before CLKAB↓	1.8	1.1	1.8	1.1	1.8	1.1	ns	
		B before CLKBA↓	1.9	1.2	1.9	1.2	1.9	1.2		
		A or B before LE↓	2.2	1.3	2.2	1.3	2.2	1.3		
		CLK high	2.7	1.9	2.7	1.9	2.7	1.9		
t _h	Hold time	A or B after CLK↓	1.2	1.2	1.2	1.2	1.2	1.2	ns	
		A or B after LE↓	0.9	1.1	0.9	1.1	0.9	1.1		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16500				SN74LVTH16500				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150		125			150		125	MHz
t _{PLH}	B or A	A or B	1.7	5.8	7		1.7	3	5.4	6.8	ns
t _{PHL}			1.6	6	7.8		1.6	3.2	5.9	7.7	
t _{PLH}	LEBA or LEAB	A or B	2.3	7.3	8.9		2.3	4	7	8.5	ns
t _{PHL}			2.7	8.2	9.8		2.7	4.3	7.9	9.7	
t _{PLH}	CLKBA or CLKAB	A or B	2	7.4	8.8		2	4.1	7	8.3	ns
t _{PHL}			2.4	8.1	10		2.4	4.4	7.9	9.9	
t _{PZH}	OEBA or OEAB	A or B	1.2	5.2	6.1		1.2	3	5	5.9	ns
t _{PZL}			1.5	5.9	7		1.5	3	5.8	6.9	
t _{PHZ}	OEBA or OEAB	A or B	2.7	7.7	8.6		2.7	4.6	7.4	8.3	ns
t _{PLZ}			2.8	7.3	7.7		2.8	4.7	6.7	7.2	
t _{sk(o)} ‡								0.5		ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


PRODUCT PREVIEW



SN54LVTH16500, SN74LVTH16500
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS701 – JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PHL}/t_{PLH}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16501, SN74LVTH16501 3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16501 . . . WD PACKAGE
SN74LVTH16501 . . . DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW

description

The LVTH16501 are 18-bit universal bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

Data flow in each direction is controlled by output-enable (OEAB and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

description (continued)

Data flow for B to A is similar to that of A to B but uses \overline{OEBA} , LEBA, and CLKBA. The output enables are complementary (OEAB is active high and \overline{OEBA} is active low).

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54LVTH16501 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16501 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	↑	L	L
H	L	↑	H	H
H	L	H	X	B_0^{\ddagger}
H	L	L	X	B_0^{\S}

† A-to-B data flow is shown; B-to-A flow is similar but uses \overline{OEBA} , LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

§ Output level before the indicated steady-state input conditions were established

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


PRODUCT PREVIEW



SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

logic diagram (positive logic)



PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH16501	96 mA
SN74LVTH16501	128 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH16501	48 mA
SN74LVTH16501	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

recommended operating conditions (see Note 4)

		SN54LVTH16501		SN74LVTH16501		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage	0.8		0.8		V
V _I	Input voltage	5.5		5.5		V
I _{OH}	High-level output current	-24		-32		mA
I _{OL}	Low-level output current	48		64		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200		200		μs/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH16501			SN74LVTH16501			UNIT		
				MIN	TYP†	MAX	MIN	TYP†	MAX			
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2			-1.2			V		
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V		
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4			2.4					
		$V_{CC} = 3\text{ V}$		2			2					
V_{OL}		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2	V		
				$I_{OL} = 24\text{ mA}$		0.5			0.5			
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4			
				$I_{OL} = 32\text{ mA}$		0.5			0.5			
				$I_{OL} = 48\text{ mA}$		0.55						
		$I_{OL} = 64\text{ mA}$					0.55					
I_I		Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		± 1			± 1			μA		
				$V_{CC} = 0$ or 3.6 V , $V_I = 5.5\text{ V}$		10			10			
		A or B ports‡ $V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20			20			
				$V_I = V_{CC}$		1			1			
		$V_I = 0$		-5			-5					
I_{off}		$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V					± 100			μA		
$I_I(\text{hold})$		A or B ports $V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75			75			μA
				$V_I = 2\text{ V}$		-75			-75			
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1			1			μA		
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1			-1			μA		
I_{OZPU}^{\S}		$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care		± 100			± 100			μA		
I_{OZPD}^{\S}		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE/OE = don't care		± 100			± 100			μA		
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND		Outputs high		0.19			0.19			mA
				Outputs low		5			5			
				Outputs disabled		0.19			0.19			
$\Delta I_{CC}^{\parallel}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2			0.2			mA		
C_i		$V_I = 3\text{ V or }0$		3.5			3.5			pF		
C_{iO}		$V_O = 3\text{ V or }0$		12			12			pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS700 – JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVTH16501				SN74LVTH16501				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		0	150	0	125	0	150	0	125	MHz	
t _w	Pulse duration	LE high	3.3		3.3		3.3		3.3		ns	
		CLK high or low	3.3		3.3		3.3		3.3			
t _{su}	Setup time	A before CLKAB↑	1.6		2.1		1.6		2.1		ns	
		B before CLKBA↑	1.6		2.1		1.6		2.1			
		A or B before LE↓	CLK high	3.1		2.7		2.6		1.9		
			CLK low	2.6		2		2		1.3		
t _h	Hold time	A or B after CLK↑	2		2.1		2		2.1		ns	
		A or B after LE↓	1.3		1.2		0.9		1.2			

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16501				SN74LVTH16501				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V	
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}			150		125		150			125	MHz
t _{PLH}	B or A	A or B	1.7 5.4		6.8		1.7 3 5.4			6.8	ns
t _{PHL}			1.6 6		7.8		1.6 3.2 5.9			7.7	
t _{PLH}	LEBA or LEAB	A or B	2.3 7.3		9		2.3 4 7			8.5	ns
t _{PHL}			2.7 8.2		9.8		2.7 4.3 7.9			9.7	
t _{PLH}	CLKBA or CLKAB	A or B	2.5 8.3		9.7		2.5 4.1 7.9			9.2	ns
t _{PHL}			3.5 9.4		10.7		3.5 5.4 8.9			10.4	
t _{PZH}	OEBA or OEAB	A or B	1.2 5.1		6.1		1.2 3 5			5.9	ns
t _{PZL}			1.5 5.9		7		1.5 3 5.8			6.9	
t _{PHZ}	OEBA or OEAB	A or B	2.7 7.5		8.5		2.7 4.6 7.4			8.3	ns
t _{PLZ}			2.8 6.8		7.5		2.8 4.7 6.7			7.2	
t _{sk(o)‡}							0.5				ns

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-109

SN54LVTH16501, SN74LVTH16501
3.3-V ABT 18-BIT UNIVERSAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS700 – JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




SN54LVTH16541, SN74LVTH16541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS691 – MAY 1997

- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16541 . . . WD PACKAGE
SN74LVTH16541 . . . DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ($1OE1$ and $1OE2$ or $2OE1$ and $2OE2$) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH16541, SN74LVTH16541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS691 - MAY 1997

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH16541 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16541 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN54LVTH16541, SN74LVTH16541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS691 – MAY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16541	96 mA
SN74LVTH16541	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16541	48 mA
SN74LVTH16541	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH16541		SN74LVTH16541		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16541, SN74LVTH16541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS691 – MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH16541			SN74LVTH16541			UNIT
		MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$	2.4			2.4			
	$V_{CC} = 3\text{ V}$	2			2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4		0.4		
		$I_{OL} = 32\text{ mA}$		0.5		0.5		
		$I_{OL} = 48\text{ mA}$		0.55				
		$I_{OL} = 64\text{ mA}$				0.55		
I_I	$V_{CC} = 0\text{ or }3.6\text{ V}$, Control inputs	$V_I = 5.5\text{ V}$		10		10	μA	
	$V_{CC} = 3.6\text{ V}$, Data inputs	$V_I = V_{CC}\text{ or GND}$		± 1		± 1		
	$V_{CC} = 3.6\text{ V}$	$V_I = 0$		1		1		
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$			± 100		± 100	μA	
$I_{I(\text{hold})}$	Data inputs	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75		75	μA	
			$V_I = 2\text{ V}$	-75		-75		
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			5		5	μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-5		-5	μA	
I_{OZPU}^\ddagger	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
I_{OZPD}^\ddagger	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care			± 100		± 100	μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high		0.19		0.19	mA	
		Outputs low		5		5		
		Outputs disabled		0.19		0.19		
ΔI_{CC}^\S	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$			0.2		0.2	mA	
C_i	$V_I = 3\text{ V or }0$			4		4	pF	
C_o	$V_O = 3\text{ V or }0$			9		9	pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16541, SN74LVTH16541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS691 – MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16541				SN74LVTH16541				UNIT	
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$			
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX
t_{PLH}	A	Y	1	3.7		4	1	2.4	3.5		3.8	ns
t_{PHL}			1	3.7		4	1	2	3.5		3.8	
t_{PZH}	\overline{OE}	Y	1.1	4.8		5.7	1.2	2.7	4.6		5.5	ns
t_{PZL}			1.1	4.8		5.4	1.2	2.8	4.6		5.2	
t_{PHZ}	\overline{OE}	Y	2.1	6.2		6.5	2.2	4.1	5.9		6.2	ns
t_{PLZ}			1.9	5.7		6	2.2	3.8	5.4		5.5	
$t_{sk(o)}‡$								0.5		0.5	ns	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16541, SN74LVTH16541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS691 – MAY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH162541, SN74LVTH162541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS690 – MAY 1997

- Members of the Texas Instruments *Widebus™* Family
- Output Ports Have Equivalent 22-Ω Series Resistors, So No External Resistors Are Required
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), and Thin Very Small-Outline (DGV) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH162541 ... WD PACKAGE
SN74LVTH162541 ... DGG, DGV, OR DL PACKAGE
(TOP VIEW)



description

These 16-bit buffers/drivers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH162541, SN74LVTH162541

3.3-V ABT 16-BIT BUFFERS/DRIVERS

WITH 3-STATE OUTPUTS

SCBS690 – MAY 1997

description (continued)

These devices are noninverting 16-bit buffers composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable ($\overline{1OE1}$ and $\overline{1OE2}$ or $\overline{2OE1}$ and $\overline{2OE2}$) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

The A-port outputs, which are designed to source or sink up to 12 mA, include equivalent 22- Ω series resistors to reduce overshoot and undershoot.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH162541 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH162541 is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each 8-bit section)

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

SN54LVTH162541, SN74LVTH162541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCBS690 – MAY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVTH162541, SN74LVTH162541 3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCBS690 – MAY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O	30 mA
Current into any output in the high state, I_O (see Note 2)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

	SN54LVTH162541		SN74LVTH162541		UNIT
	MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH} High-level input voltage	2		2		V
V_{IL} Low-level input voltage		0.8		0.8	V
V_I Input voltage		5.5		5.5	V
I_{OH} High-level output current		-12		-12	mA
I_{OL} Low-level output current		12		12	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$ Power-up ramp rate	200		200		μ s/V
T_A Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH162541, SN74LVTH162541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS690 – MAY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH162541		SN74LVTH162541		UNIT
			MIN	TYP†	MAX	MIN	
V _{IK}	V _{CC} = 2.7 V, I _I = -18 mA				-1.2		V
V _{OH}	V _{CC} = 3 V, I _{OH} = -12 mA		2		2		V
V _{OL}	V _{CC} = 3 V, I _{OL} = 12 mA				0.8		V
I _I	Control inputs	V _{CC} = 0 or 3.6 V, V _I = 5.5 V			10		μA
		V _{CC} = 3.6 V, V _I = V _{CC} or GND			±1		
		V _{CC} = 3.6 V, V _I = 0			1		
I _{off}	Data inputs	V _{CC} = 0, V _I or V _O = 0 to 4.5 V			±100		μA
		V _{CC} = 3 V, V _I = 0.8 V	75		75		
		V _{CC} = 3 V, V _I = 2 V	-75		-75		
I _{OZH}	V _{CC} = 3.6 V, V _O = 3 V				5		μA
I _{OZL}	V _{CC} = 3.6 V, V _O = 0.5 V				-5		μA
I _{OZPU} ‡	V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = Don't care				±100		μA
I _{OZPD} ‡	V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = Don't care				±100		μA
I _{CC}	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		0.19		mA
			Outputs low		5		
			Outputs disabled		0.19		
ΔI _{CC} §	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND				0.2		mA
C _I	V _I = 3 V or 0				4		pF
C _O	V _O = 3 V or 0				9		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This parameter is warranted but not production tested.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH162541				SN74LVTH162541				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t _{PLH}	A	Y	1.1	4.3	4.9	1.2	2.9	4.1	4.7	ns	
t _{PHL}			1.1	4.3	4.9	1.2	2.4	4.1	4.7		
t _{PZH}	$\overline{\text{OE}}$	Y	1.4	5.3	6.3	1.5	3.2	5	6.1	ns	
t _{PZL}			1.4	5.1	5.8	1.5	3.3	4.8	5.5		
t _{PHZ}	$\overline{\text{OE}}$	Y	2.1	6.1	6.4	2.2	4.3	5.9	6.2	ns	
t _{PLZ}			2.1	5.7	5.9	2.2	4	5.4	5.5		
t _{sk(o)} ‡								0.5	0.5	ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-121


SN54LVTH162541, SN74LVTH162541
3.3-V ABT 16-BIT BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCBS690 – MAY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16543, SN74LVTH16543 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS699 - JULY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16543 ... WD PACKAGE
SN74LVTH16543 ... DGG OR DL PACKAGE
(TOP VIEW)

1OEAB	1	56	1OEBA
1LEAB	2	55	1LEBA
1CEAB	3	54	1CEBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2CEAB	26	31	2CEBA
2LEAB	27	30	2LEBA
2OEAB	28	29	2OEBA

description

The LVTH16543 are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

PRODUCT PREVIEW

SN54LVTH16543, SN74LVTH16543

3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS699 – JULY 1997

description (continued)

The SN54LVTH16543 is characterized for operation over the full military temperature range of -55°C to 125°C .
The SN74LVTH16543 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†
(each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^{\ddagger}
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.

‡ Output level before the indicated steady-state input conditions were established


PRODUCT PREVIEW



SN54LVTH16543, SN74LVTH16543
 3.3-V ABT 16-BIT REGISTERED TRANSCIEVERS
 WITH 3-STATE OUTPUTS

SCBS699 - JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16543, SN74LVTH16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS699 – JULY 1997

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16543, SN74LVTH16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS699 – JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16543	96 mA
SN74LVTH16543	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16543	48 mA
SN74LVTH16543	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVTH16543		SN74LVTH16543		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		–24		–32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN54LVTH16543, SN74LVTH16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS699 - JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH16543		SN74LVTH16543		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V	
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
		$V_{CC} = 3\text{ V}$		2		2			
V_{OL}		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2		0.2	
				$I_{OL} = 24\text{ mA}$		0.5		0.5	
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4		0.4	
				$I_{OL} = 32\text{ mA}$		0.5		0.5	
				$I_{OL} = 48\text{ mA}$		0.55		0.55	
I_I		Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1		μA	
				$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10			10
		A or B ports‡ $V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20			20
				$V_I = V_{CC}$		5			5
				$V_I = 0$		-10		-10	
I_{off}		$V_{CC} = 0$, V_I or $V_O = 0\text{ to }4.5\text{ V}$				± 100		μA	
$I_I(\text{hold})$		A or B ports $V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		75	
				$V_I = 2\text{ V}$		-75		-75	
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1		1		μA	
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1		-1		μA	
I_{OZPU}^{\S}		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100		± 100		μA	
I_{OZPD}^{\S}		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100		± 100		μA	
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19		0.19	
				Outputs low		5		5	
				Outputs disabled		0.19		0.19	
$\Delta I_{CC}^{\parallel}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2		0.2		mA	
C_i		$V_I = 3\text{ V or }0$		4		4		pF	
C_{iO}		$V_O = 3\text{ V or }0$		13		13		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND.

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16543, SN74LVTH16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS699 – JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH16543				SN74LVTH16543				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
t _w	Pulse duration, \overline{LEAB} or \overline{LEBA} low	3.3		3.3		3.3		3.3		ns		
t _{su}	Setup time	A or B before $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high	0.8		0.5		0.8		0.5		ns
			Data low	1.5		1.9		1.5		1.9		
		A or B before $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high	0.7		0.4		0.7		0.4		ns
			Data low	1.6		1.9		1.6		1.9		
t _h	Hold time	A or B after $\overline{LEAB}\uparrow$ or $\overline{LEBA}\uparrow$	Data high	0.8		0		0.8		0		ns
			Data low	1.2		1.3		1.2		1.3		
		A or B after $\overline{CEAB}\uparrow$ or $\overline{CEBA}\uparrow$	Data high	0.8		0		0.8		0		ns
			Data low	1.3		1.4		1.3		1.4		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16543				SN74LVTH16543				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t _{PLH}	A or B	B or A	1.4	5	5.8		1.4	2.7	4.6	5.5	ns
t _{PHL}			1.3	4.7	5.9		1.3	2.9	4.6	5.8	
t _{PLH}	LE	A or B	1.3	6.8	8.5		1.7	3.7	6.3	8.1	ns
t _{PHL}			1.5	6.5	8.3		1.9	3.7	6	7.8	
t _{PZH}	\overline{OE}	A or B	1.4	6	7.7		1.5	3.3	5.8	7.6	ns
t _{PZL}			1.6	6.3	8.4		1.6	3.3	6.2	8.2	
t _{PHZ}	\overline{OE}	A or B	2	6.7	7.3		2	4.1	6.5	7.1	ns
t _{PLZ}			2.7	6	6.2		2.7	3.9	5.8	5.9	
t _{PZH}	CE	A or B	1.4	6.2	7.7		1.5	3.3	6	7.6	ns
t _{PZL}			1.6	6.6	8.5		1.7	3.3	6.4	8.3	
t _{PHZ}	CE	A or B	2	6.6	7.2		2	4.1	6.4	7.1	ns
t _{PLZ}			2.6	5.6	5.9		2.6	4	5.4	5.6	
t _{sk(o)‡}								0.5		ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


PRODUCT PREVIEW



SN54LVTH16543, SN74LVTH16543
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS699 – JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16646, SN74LVTH16646 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS698 - JULY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

description


The 'LVTH16646 are 16-bit bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH16646.

Output-enable (\overline{OE}) and direction-control (DIR) inputs are provided to control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

SN54LVTH16646 . . . WD PACKAGE
SN74LVTH16646 . . . DGG OR DL PACKAGE
(TOP VIEW)



PRODUCT PREVIEW



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

5-131

SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS698 - JULY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH16646 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16646 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A data to bus

† The data-output functions may be enabled or disabled by various signals at OE or DIR. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16646, SN74LVTH16646
 3.3-V ABT 16-BIT BUS TRANSCEIVERS
 WITH 3-STATE OUTPUTS

SCBS698 - JULY 1997




Figure 1. Bus-Management Functions


PRODUCT PREVIEW



SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS698 - JULY 1997


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS698 – JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16646	96 mA
SN74LVTH16646	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16646	48 mA
SN74LVTH16646	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH16646		SN74LVTH16646		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-24		-32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS698 – JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH16646		SN74LVTH16646		UNIT		
				MIN	TYP†	MAX	MIN		TYP†	MAX
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V		
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V		
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4				
		$V_{CC} = 3\text{ V}$		$I_{OH} = -24\text{ mA}$		2			2	
V_{OL}		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2		V		
				$I_{OL} = 24\text{ mA}$		0.5				
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4	
				$I_{OL} = 32\text{ mA}$		0.5			0.5	
				$I_{OL} = 48\text{ mA}$		0.55			0.55	
		$I_{OL} = 64\text{ mA}$				0.55				
I_I		Control inputs $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$ $V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		± 1		± 1		μA		
				10		10				
		A or B ports‡ $V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20			20	
				$V_I = V_{CC}$		5			5	
		$V_I = 0$		-10		-10				
I_{off}		$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100		μA		
$I_I(\text{hold})$		A or B ports $V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		μA		
				$V_I = 2\text{ V}$		-75				
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1		1		μA		
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1		-1		μA		
I_{OZPU}^{\S}		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100		± 100		μA		
I_{OZPD}^{\S}		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, OE = don't care		± 100		± 100		μA		
I_{CC}		$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.19		mA		
				Outputs low		5				
				Outputs disabled		0.19				
$\Delta I_{CC}^{\dagger\dagger}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.2		0.2		mA		
C_i		$V_I = 3\text{ V or }0$		3.5		3.5		pF		
C_{io}		$V_O = 3\text{ V or }0$		12		12		pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ This parameter is warranted but not production tested.

†† This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-137

SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS698 – JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVTH16646				SN74LVTH16646				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high	1.3	1.4		1.3		1.4		ns
		Data low	2.4	3		2.4		3		
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high	0.5	0		0.5		0		ns
		Data low	0.6	0.5		0.5		0.5		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16646				SN74LVTH16646				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t _{max}			150		150		150		150		MHz
t _{PLH}	CLKBA or CLKAB	A or B	1.8	6	6.9		1.8	3.8	5.7	6.7	ns
t _{PHL}			2.1	5.9	6.6		2.1	3.9	5.7	6.5	
t _{PLH}	A or B	B or A	1.3	4.9	5.6		1.3	3	4.7	5.4	ns
t _{PHL}			1	4.8	5.8		1	3.1	4.7	5.6	
t _{PLH}	SBA or SAB‡	A or B	1.4	6.4	7.4		1.4	4	6.2	7.2	ns
t _{PHL}			1.4	6.4	7.4		1.4	4.3	6.2	7.2	
t _{PZH}	OE	A or B	1	5.7	7.4		1	3	5.4	6.4	ns
t _{PZL}			1	6.5	7.5		1	3.1	5.6	6.5	
t _{PHZ}	OE	A or B	2.3	6.7	7.1		2.3	4.6	6.5	6.9	ns
t _{PLZ}			2.2	6	6.5		2.2	4.5	5.8	5.9	
t _{PZH}	DIR	A or B	1	5.9	7.7		1	3.3	5.7	6.7	ns
t _{PZL}			1.2	5.9	7.3		1.2	3.5	5.8	6.7	
t _{PHZ}	DIR	A or B	1.7	7.3	8.5		1.7	4.7	7.2	8.3	ns
t _{PLZ}			1.5	7.8	7.4		1.5	4.9	6.6	7.2	
t _{sk(o)} §								0.5		ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ These parameters are measured with the internal output state of the storage register opposite that of the bus input.

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


PRODUCT PREVIEW



SN54LVTH16646, SN74LVTH16646
3.3-V ABT 16-BIT BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS


SCBS698 – JULY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




SN54LVTH16652, SN74LVTH16652 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150F – JULY 1994 – REVISED JULY 1997

- **Members of the Texas Instruments *Widebus*™ Family**
- **State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation**
- **Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **High-Impedance State During Power Up and Power Down**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise**
- **Flow-Through Architecture Optimizes PCB Layout**
- **Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings**

SN54LVTH16652 . . . WD PACKAGE
SN74LVTH16652 . . . DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH16652 are 16-bit bus transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the LVTH16652.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-141

PRODUCT PREVIEW

SN54LVTH16652, SN74LVTH16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150F – JULY 1994 – REVISED JULY 1997

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it also is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus line are at high impedance, each set of bus lines remains at its last level configuration.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor and OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVTH16652 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVTH16652 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.

PRODUCT PREVIEW



SN54LVTH16652, SN74LVTH16652
 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
 WITH 3-STATE OUTPUTS
 SCBS150F - JULY 1994 - REVISED JULY 1997





Figure 1. Bus-Management Functions

PRODUCT PREVIEW

SN54LVTH16652, SN74LVTH16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150F - JULY 1994 - REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



PRODUCT PREVIEW



SN54LVTH16652, SN74LVTH16652
 3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
 WITH 3-STATE OUTPUTS

SCBS150F - JULY 1994 - REVISED JULY 1997

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16652, SN74LVTH16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150F – JULY 1994 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16652	96 mA
SN74LVTH16652	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16652	48 mA
SN74LVTH16652	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH16652		SN74LVTH16652		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage	0.8		0.8		V
V_I	Input voltage	5.5		5.5		V
I_{OH}	High-level output current	-24		-32		mA
I_{OL}	Low-level output current	48		64		mA
$\Delta t/\Delta v$	Input transition rise or fall rate	10		10		ns/V
	Outputs enabled					
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μ s/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16652, SN74LVTH16652

3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS150F - JULY 1994 - REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH16652		SN74LVTH16652		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V_{IK}		$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$		-1.2		-1.2		V	
V_{OH}		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$		$V_{CC}-0.2$		V	
		$V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$		2.4		2.4			
		$V_{CC} = 3\text{ V}$		2		2			
V_{OL}		$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2		V	
				$I_{OL} = 24\text{ mA}$		0.5			
		$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			
				$I_{OL} = 32\text{ mA}$		0.5			
				$I_{OL} = 48\text{ mA}$		0.55			
				$I_{OL} = 64\text{ mA}$		0.55			
I_I	Control inputs	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10		10		μA	
		$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1		± 1			
	A or B ports†	$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20			
				$V_I = V_{CC}$		5			
				$V_I = 0$		-10			
I_{off}		$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100			
$I_I(\text{hold})$	A or B ports	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		μA	
				$V_I = 2\text{ V}$		-75			
I_{OZH}		$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1		1		μA	
I_{OZL}		$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1		-1		μA	
I_{OZPU}^{\S}		$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$		± 100		± 100		μA	
I_{OZPD}^{\S}		$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V to }3\text{ V}$, $\overline{OE} = \text{don't care}$		± 100		± 100		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.1		0.1		mA
			Outputs low		5		5		
			Outputs disabled		0.1		0.1		
$\Delta I_{CC}^{\parallel}$		$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$		0.2		0.2		mA	
C_i		$V_I = 3\text{ V or }0$						pF	
C_{iO}		$V_O = 3\text{ V or }0$						pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at $V_{CC}\text{ or GND}$

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than $V_{CC}\text{ or GND}$.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

5-147

SN54LVTH16652, SN74LVTH16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150F - JULY 1994 - REVISED JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVTH16652				SN74LVTH16652				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency									MHz
t _w	Pulse duration, CLK high or low									ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑									ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑									ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16652				SN74LVTH16652				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
f _{max}											MHz
t _{PLH}	CLK	B or A									ns
t _{PHL}											ns
t _{PLH}	A or B	B or A									ns
t _{PHL}											ns
t _{PLH}	SAB or SBA	B or A									ns
t _{PHL}											ns
t _{PZH}	OEBA	A									ns
t _{PZL}											ns
t _{PHZ}	OEBA	A									ns
t _{PLZ}											ns
t _{PZH}	OEAB	B									ns
t _{PZL}											ns
t _{PHZ}	OEAB	B									ns
t _{PLZ}											ns
t _{sk(o)‡}											ns

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


PRODUCT PREVIEW




SN54LVTH16652, SN74LVTH16652
3.3-V ABT 16-BIT BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS150F - JULY 1994 - REVISED JULY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW




SN54LVTH16952, SN74LVTH16952 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

SCBS697 – JULY 1997

- Members of the Texas Instruments *Widebus™* Family
- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- High-Impedance State During Power Up and Power Down
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB Layout
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package Using 25-mil Center-to-Center Spacings

SN54LVTH16952 ... WD PACKAGE
SN74LVTH16952 ... DGG OR DL PACKAGE
(TOP VIEW)



description

The LVTH16952 are 16-bit registered transceivers designed for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (\overline{OEAB} or \overline{OEBA}) input low accesses the data on either port.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVTH16952 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH16952 is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

5-151

PRODUCT PREVIEW

SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS697 – JULY 1997

FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B ₀ ‡
X	L	L	X	B ₀ ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16952, SN74LVTH16952
 3.3-V ABT 16-BIT REGISTERED TRANSCIEVERS
 WITH 3-STATE OUTPUTS

SCBS697 - JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

PRODUCT PREVIEW





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS697 - JULY 1997

logic diagram (positive logic)



PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCBS697 – JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH16952	96 mA
SN74LVTH16952	128 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH16952	48 mA
SN74LVTH16952	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVTH16952		SN74LVTH16952		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current		-24		-32	mA
I_{OL}	Low-level output current		48		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
$\Delta V/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS697 – JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LVTH16952			SN74LVTH16952			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA			-1.2			-1.2	V
V _{OH}		V _{CC} = 2.7 V to 3.6 V, I _{OH} = -100 µA	V _{CC} -0.2			V _{CC} -0.2			V
		V _{CC} = 2.7 V, I _{OH} = -8 mA	2.4			2.4			
		V _{CC} = 3 V	2			2			
V _{OL}		V _{CC} = 2.7 V	I _{OL} = 100 µA		0.2		0.2		V
			I _{OL} = 24 mA		0.5		0.5		
		I _{OL} = 16 mA		0.4		0.4			
		V _{CC} = 3 V	I _{OL} = 32 mA		0.5		0.5		
			I _{OL} = 48 mA		0.55		0.55		
			I _{OL} = 64 mA				0.55		
I _I	Control inputs	V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1			±1			µA
		V _{CC} = 0 or 3.6 V, V _I = 5.5 V	10			10			
	A or B ports‡	V _{CC} = 3.6 V, V _I = 5.5 V	20			20			
		V _{CC} = 3.6 V, V _I = V _{CC}	1			1			
		V _{CC} = 3.6 V, V _I = 0	-5			-5			
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100			µA
I _{I(hold)}	A or B ports	V _{CC} = 3 V	V _I = 0.8 V		75		75		µA
			V _I = 2 V		-75		-75		
I _{OZH}		V _{CC} = 3.6 V, V _O = 3 V	1			1			µA
I _{OZL}		V _{CC} = 3.6 V, V _O = 0.5 V	-1			-1			µA
I _{OZPU} §		V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, OE = don't care	±100			±100			µA
I _{OZPD} §		V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, OE = don't care	±100			±100			µA
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high		0.19		0.19		mA
			Outputs low		5		5		
			Outputs disabled		0.19		0.19		
ΔI _{CC} ¶		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	0.2			0.2			mA
C _I		V _I = 3 V or 0	4			4			pF
C _{IO}		V _O = 3 V or 0	13			13			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Unused pins at V_{CC} or GND

§ This parameter is warranted but not production tested.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCBS697 – JULY 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVTH16952				SN74LVTH16952				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration	CLKEN high	3.3		3.3		3.3		3.3	ns
		CLK high or low	3.3		3.3		3.3		3.3	
t _{su}	Setup time	A or B before CLK	2.6		3.3		2.1		2.9	ns
		CLKEN before CLK	1.2		1.6		1.2		1.6	
t _h	Hold time	A or B after CLK	0.7		0.7		0.7		0.7	ns
		CLKEN after CLK	1.4		1.5		1.4		1.5	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH16952				SN74LVTH16952				UNIT		
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN		MAX	
t _{max}			150		150			150			150	MHz	
t _{PLH}	CLKBA or CLKAB	A or B	1.6	5.7		7.4		2	3.4	5.8		7.1	ns
t _{PHL}				2	6		7		2	3.4	5.8		
t _{PZH}	OEBA or OEAB	A or B	1	5		7.3		1	2.7	5.6		6.7	ns
t _{PZL}				1.2	5.2		5.9		1.2	2.7	6.5		
t _{PHZ}	OEBA or OEAB	A or B	1.8	6.7		7.3		2.3	3.9	6.3		6.9	ns
t _{PLZ}				1.2	5.8		6		2.2	3.9	5.1		
t _{sk(o)‡}									0.5			ns	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH16952, SN74LVTH16952
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCB5697 – JULY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN54/74LVTH18502A, SN54/74LVTH182502A	3.3-V ABT Scan Test Devices With 18-Bit Universal Bus Transceivers 6-3
SN54/74LVTH18504A, SN54/74LVTH182504A	3.3-V ABT Scan Test Devices With 20-Bit Universal Bus Transceivers 6-37
SN54/74LVTH18512, SN54/74LVTH182512	3.3-V ABT Scan Test Devices With 18-Bit Universal Bus Transceivers 6-71
SN54/74LVTH18514, SN54/74LVTH182514	3.3-V ABT Scan Test Devices With 20-Bit Universal Bus Transceivers 6-105
SN54/74LVTH18646A, SN54/74LVTH182646A	3.3-V ABT Scan Test Devices With 18-Bit Transceivers and Registers 6-139
SN54/74LVTH18652A, SN54/74LVTH182652A	3.3-V ABT Scan Test Devices With 18-Bit Transceivers and Registers 6-175
SN54/74LVT8980	Embedded Test-Bus Controllers Ieee Std 1149.1 (JTAG) Tap Masters With 8-Bit Generic Host Interfaces 6-211

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS5668A – JULY 1996 – REVISED DECEMBER 1996

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- **UBT™** (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Bus Hold on Data Inputs Eliminates the Need for External Pullup Resistors
- B-Port Outputs of 'LVTH182502A Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE™** Instruction Set
 - IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity OpCodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

description

The 'LVTH18502A and 'LVTH182502A scan test devices with 18-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A-bus data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the \overline{OEBA} , LEBA, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE™ universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

description (continued)


Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 1LVTH182502A, which are designed to source or sink up to 12 mA, include 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18502A and SN54LVTH182502A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH18502A and SN74LVTH182502A are characterized for operation from -40°C to 85°C.

SN54LVTH18502A, SN54LVTH182502A . . . HV PACKAGE
(TOP VIEW)




NC – No internal connection



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS668A – JULY 1996 – REVISED DECEMBER 1996

SN74LVTH18502A, SN74LVTH182502A . . . PM PACKAGE
(TOP VIEW)



FUNCTION TABLE†
 (normal mode, each register)

INPUTS				OUTPUT
OEAB	LEAB	CLKAB	A	B
L	L	L	X	B ₀ †
L	L	↑	L	L
L	L	↑	H	H
L	H	X	L	L
L	H	X	H	H
H	X	X	X	Z


† A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions are established



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS
 SCBS668A - JULY 1996 - REVISED DECEMBER 1996

functional block diagram



Pin numbers shown are for the PM package.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS668A – JULY 1996 – REVISED DECEMBER 1996

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1LEAB, 1LEBA, 2LEAB, 2LEBA	Normal-function latch enables. See function table for normal-mode logic.
1OEAB, 1OEBA, 2OEAB, 2OEBA	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
TCK	Test clock. One of four terminals required by IEEE Standard 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Standard 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Standard 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Standard 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP, that conforms to IEEE Standard 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Standard 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test-data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device identification register.




Figure 1. TAP-Controller State Diagram



state diagram description

The TAP controller is a synchronous finite state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Standard 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18502A and 'LVTH182502A, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–44 in the boundary-scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at the high-impedance state). Reset-value of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVTH18502A and 'LVTH182502A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18502A and 'LVTH182502A. The even-parity feature specified for SCOPE™ devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE™ devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

data register description

boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used 1) to store test data that is to be applied externally to the device output pins, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs are set to benign values (i.e., if test mode were invoked, the outputs would be at the high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	2OEAB	35	2A9-I/O	17	2B9-I/O
46	1OEAB	34	2A8-I/O	16	2B8-I/O
45	2OEBA	33	2A7-I/O	15	2B7-I/O
44	1OEBA	32	2A6-I/O	14	2B6-I/O
43	2CLKAB	31	2A5-I/O	13	2B5-I/O
42	1CLKAB	30	2A4-I/O	12	2B4-I/O
41	2CLKBA	29	2A3-I/O	11	2B3-I/O
40	1CLKBA	28	2A2-I/O	10	2B2-I/O
39	2LEAB	27	2A1-I/O	9	2B1-I/O
38	1LEAB	26	1A9-I/O	8	1B9-I/O
37	2LEBA	25	1A8-I/O	7	1B8-I/O
36	1LEBA	24	1A7-I/O	6	1B7-I/O
---	---	23	1A6-I/O	5	1B6-I/O
---	---	22	1A5-I/O	4	1B5-I/O
---	---	21	1A4-I/O	3	1B4-I/O
---	---	20	1A3-I/O	2	1B3-I/O
---	---	19	1A2-I/O	1	1B2-I/O
---	---	18	1A1-I/O	0	1B1-I/O



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run test (RUNT) instruction to implement additional test operations not included in the basic SCOPE™ instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The BCR order of scan is shown in Figure 3.




Figure 3. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 4.




Figure 4. Bypass Register Order of Scan

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18502A, the binary value 0011000000000011100000000101111 (3001C02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74LVTH18502A.

For the 'LVTH182502A, the binary value 0011000000000010000100000101111 (3002102F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as Texas Instruments SN54/74LVTH182502A.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 00000101111 (02F, hex).



instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS‡	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary-run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE™ instruction that is not supported in the 'LVTH18502A or 'LVTH182502A.

boundary scan

This instruction conforms to the IEEE Standard 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–44 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Standard 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Standard 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

bypass scan

This instruction conforms to the IEEE Standard 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Standard 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to I/O

This instruction conforms to the IEEE Standard 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0, as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel-signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47–44 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (i.e., $1\overline{OEAB} \neq 1\overline{OEB\overline{A}}$ and $2\overline{OEAB} \neq 2\overline{OEB\overline{A}}$) and in the same direction of data flow (i.e., $1\overline{OEAB} = 2\overline{OEAB}$ and $1\overline{OEB\overline{A}} = 2\overline{OEB\overline{A}}$). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 show the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 5. 36-Bit PRPG Configuration ($\overline{1OEAB} = \overline{2OEAB} = 0$, $\overline{1OEBA} = \overline{2OEBA} = 1$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS668A – JULY 1996 – REVISED DECEMBER 1996




Figure 6. 36-Bit PRPG Configuration ($1\overline{OEAB} = 2\overline{OEAB} = 1$, $1\overline{OEBA} = 2\overline{OEBA} = 0$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 show the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 7. 36-Bit PSA Configuration ($1\overline{O}E\overline{A}B = 2\overline{O}E\overline{A}B = 0$, $1\overline{O}EB\overline{A} = 2\overline{O}EB\overline{A} = 1$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996




Figure 8. 36-Bit PSA Configuration ($1\overline{OEAB} = 2\overline{OEAB} = 1$, $1\overline{OEBA} = 2\overline{OEBA} = 0$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 show the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 9. 18-Bit PSA/PRPG Configuration ($1\overline{0EAB} = 2\overline{0EAB} = 0$, $1\overline{0EBA} = 2\overline{0EBA} = 1$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS5668A – JULY 1996 – REVISED DECEMBER 1996




Figure 10. 18-Bit PSA/PRPG Configuration ($1\overline{OEAB} = 2\overline{OEAB} = 1$, $1\overline{OEBA} = 2\overline{OEBA} = 0$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 show the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 11. 18-Bit PSA/COUNT Configuration ($\overline{1OEAB} = \overline{2OEAB} = 0$, $\overline{1OEBA} = \overline{2OEBA} = 1$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS568A – JULY 1996 – REVISED DECEMBER 1996




Figure 12. 18-Bit PSA/COUNT Configuration ($1\overline{OEAB} = 2\overline{OEAB} = 1$, $1\overline{OEBA} = 2\overline{OEBA} = 0$)

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

timing description

All test operations of the 'LVTH18502A and 'LVTH182502A are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 details the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	The selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS568A – JULY 1996 – REVISED DECEMBER 1996




Figure 13. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high state or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} (see Note 2): SN54LVTH18502A	96 mA
SN54LVTH182502A (A port or TDO)	96 mA
SN54LVTH182502A (B port)	30 mA
SN74LVTH18502A	128 mA
SN74LVTH182502A (A port or TDO)	128 mA
SN74LVTH182502A (B port)	30 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH18502A	48 mA
SN54LVTH182502A (A port or TDO)	48 mA
SN54LVTH182502A (B port)	30 mA
SN74LVTH18502A	64 mA
SN74LVTH182502A (A port or TDO)	64 mA
SN74LVTH182502A (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): PM package	1 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

2. This current only flows when the output is in the high state and $V_O > V_{CC}$.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 75 mils. For more information, refer to the *Package Thermal Considerations* application note in the *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS5668A – JULY 1996 – REVISED DECEMBER 1996

recommended operating conditions

		SN54LVTH18502A		SN74LVTH18502A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OHI}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} [†]	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A - JULY 1996 - REVISED DECEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH18502A		SN74LVTH18502A		UNIT		
				MIN	TYP†	MAX	MIN		TYP†	MAX
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA		-1.2		-1.2		V		
V _{OH}		V _{CC} = MIN to MAX‡, I _{OH} = -100 µA		V _{CC} -0.2		V _{CC} -0.2		V		
		V _{CC} = 2.7 V, I _{OH} = -3 mA		2.4		2.4				
		V _{CC} = 3 V		I _{OH} = -8 mA		2.4			2.4	
				I _{OH} = -24 mA		2				
V _{OL}		V _{CC} = 2.7 V		I _{OL} = 100 µA		0.2		V		
				I _{OL} = 24 mA		0.5				
				I _{OL} = 16 mA		0.4				
				I _{OL} = 32 mA		0.5				
				I _{OL} = 48 mA		0.55				
				I _{OL} = 64 mA					0.55	
I _I		CLK, LE, TCK		V _{CC} = 3.6 V, V _I = V _{CC} or GND		±1		µA		
				V _{CC} = 0 or MAX‡, V _I = 5.5 V		10				
		OE, TDI, TMS		V _{CC} = 3.6 V		V _I = 5.5 V			5	
						V _I = V _{CC}			1	
						V _I = 0			-25 -100	
		A or B ports§		V _{CC} = 3.6 V		V _I = 5.5 V			20	
						V _I = V _{CC}			1	
						V _I = 0			-5	
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V				±100				
I _{I(hold)} ¶		A or B ports, V _{CC} = 3 V		V _I = 0.8 V		75 500		µA		
				V _I = 2 V		-75 -500				
IOZH	TDO	V _{CC} = 3.6 V, V _O = 3 V			1		1			
IOZL	TDO	V _{CC} = 3.6 V, V _O = 0.5 V			-1		-1			
IOZPU	TDO	V _{CC} = 0 to 1.5 V, V _O = 0.5 V or 3 V			±50		±50			
IOZPD	TDO	V _{CC} = 1.5 V to 0, V _O = 0.5 V or 3 V			±50		±50			
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND		Outputs high		0.6 2		0.6 2		
				Outputs low		18 24		18 24		
				Outputs disabled		0.6 2		0.6 2		
ΔI _{CC} #		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.5		0.5				
C _i		V _I = 3 V or 0		4		4				
C _{io}		V _O = 3 V or 0		10		10				
C _O		V _O = 3 V or 0		8		8				

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter I_{I(hold)} includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS668A – JULY 1996 – REVISED DECEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			SN54LVTH18502A				SN74LVTH18502A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4		5.6		4.4		5.6		ns
		LEAB or LEBA high		3		3		3		3		
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		1.4		1.1		ns
		A after LEAB↓ or B after LEBA↓		3.1		3.5		3.1		3.5		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			SN54LVTH18502A				SN74LVTH18502A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, LE, or OE before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, LE, or OE after TCK↑		1.5		1		1.5		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
† SCBS668A – JULY 1996 – REVISED DECEMBER 1996

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18502A				SN74LVTH18502A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80		MHz
t _{PLH}	A or B	B or A	1.5	5.1	5.8		1.5	4.9	5.6		ns
t _{PHL}			1.5	5.1	5.8		1.5	4.9	5.6		
t _{PLH}	CLKAB or CLKBA	B or A	1.5	6.3	7.2		1.5	5.8	6.8		ns
t _{PHL}			1.5	6.3	7.2		1.5	5.8	6.8		
t _{PLH}	LEAB or LEBA	B or A	1.5	7.8	9.2		1.5	7.4	8.4		ns
t _{PHL}			1.5	6	6.6		1.5	5.7	6.4		
t _{PZH}	OEAB or OEBA	B or A	1.5	7.6	8.5		1.5	7.1	8.3		ns
t _{PZL}			1.5	7.6	8.5		1.5	7.1	8.3		
t _{PHZ}	OEAB or OEBA	B or A	2.5	8.3	8.8		2.5	7.8	8.4		ns
t _{PLZ}			2.5	8.3	8.8		2.5	7.8	8.4		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18502A				SN74LVTH18502A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK↓	A or B	2.5	15	18		2.5	14	17		ns
t _{PHL}			2.5	15	18		2.5	14	17		
t _{PLH}	TCK↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PHL}			1.5	7	8		1.5	6.5	7.5		
t _{PZH}	TCK↓	A or B	4	18	21		4	17	20		ns
t _{PZL}			4	18	21		4	17	20		
t _{PZH}	TCK↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PZL}			1.5	6	7		1.5	5.5	6.5		
t _{PHZ}	TCK↓	A or B	4	19	21		4	18	20		ns
t _{PLZ}			4	18	19.5		4	17	18.5		
t _{PHZ}	TCK↓	TDO	1.5	7.5	9		1.5	7	8.5		ns
t _{PLZ}			1.5	7.5	8.5		1.5	7	8		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

recommended operating conditions

		SN54LVTH182502A		SN74LVTH182502A		UNIT	
		MIN	MAX	MIN	MAX		
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V	
V _{IH}	High-level input voltage	2		2		V	
V _{IL}	Low-level input voltage		0.8		0.8	V	
V _I	Input voltage		5.5		5.5	V	
I _{OH}	High-level output current	A port, TDO		-24	-32	mA	
		B port		-12	-12		
I _{OL}	Low-level output current	A port, TDO		24	32	mA	
		B port		12	12		
I _{OL} [†]	Low-level output current			48	64	mA	
Δt/Δv	Input transition rise or fall rate			10	10	ns/V	
T _A	Operating free-air temperature			-55	125	85	°C

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH182502A		SN74LVTH182502A		UNIT	
				MIN	TYP†	MAX	MIN		TYP†
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA	-1.2		-1.2		V	
V _{OH}	A, B, TDO	V _{CC} = MIN to MAX‡,	I _{OH} = -100 µA	V _{CC} -0.2		V _{CC} -0.2		V	
	A port, TDO	V _{CC} = 2.7 V,	I _{OH} = -3 mA	2.4		2.4			
		V _{CC} = 3 V	I _{OH} = -8 mA	2.4		2.4			
			I _{OH} = -24 mA	2		2			
B port	V _{CC} = 3 V,	I _{OH} = -12 mA	2		2				
V _{OL}	A, B, TDO	V _{CC} = 2.7 V,	I _{OL} = 100 µA	0.2		0.2		V	
	A port, TDO	V _{CC} = 2.7 V,	I _{OL} = 24 mA	0.5		0.5			
			I _{OL} = 16 mA	0.4		0.4			
		V _{CC} = 3 V	I _{OL} = 32 mA	0.5		0.5			
			I _{OL} = 48 mA	0.55		0.55			
	B port	V _{CC} = 3 V,	I _{OL} = 12 mA	0.8		0.8			
I _I	CLK, LE, TCK	V _{CC} = 3.6 V,	V _I = V _{CC} or GND	±1		±1		µA	
	OE, TDI, TMS	V _{CC} = 3.6 V	V _I = 5.5 V	10		10			
			V _I = 5.5 V	5		5			
			V _I = V _{CC}	1		1			
	A or B ports§	V _{CC} = 3.6 V	V _I = 0	-25		-25			
			V _I = 5.5 V	20		20			
			V _I = V _{CC}	1		1			
	I _{off}	V _{CC} = 0,	V _I or V _O = 0 to 4.5 V	±100		±100			
I _I (hold)¶			A or B ports	V _{CC} = 3 V	V _I = 0.8 V	75		500	
I _{OZH}	TDO	V _{CC} = 3.6 V,	V _O = 3 V	1		1			
I _{OZL}	TDO	V _{CC} = 3.6 V,	V _O = 0.5 V	-1		-1			
I _{OZPU}	TDO	V _{CC} = 0 to 1.5 V,	V _O = 0.5 V or 3 V	±50		±50			
I _{OZPD}	TDO	V _{CC} = 1.5 V to 0,	V _O = 0.5 V or 3 V	±50		±50			
I _{CC}	V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	0.6		2		0.6		mA
		Outputs low	18		24		18		
		Outputs disabled	0.6		2		0.6		
ΔI _{CC} #	V _{CC} = 3 V to 3.6 V. One input at V _{CC} - 0.6 V. Other inputs at V _{CC} or GND		0.5		0.5		0.5		
C _i	V _I = 3 V or 0		4		4		4		
C _{io}	V _O = 3 V or 0		10		10		10		
C _o	V _O = 3 V or 0		8		8		8		

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter I_I(hold) includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

6-33

SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS668A – JULY 1996 – REVISED DECEMBER 1996

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			SN54LVTH182502A				SN74LVTH182502A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4		5.6		4.4		5.6		ns
		LEAB or LEBA high		3		3		3		3		
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		1.4		1.1		ns
		A after LEAB↓ or B after LEBA↓		3.1		3.5		3.1		3.5		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			SN54LVTH182502A				SN74LVTH182502A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, LE, or OE before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, LE, or OE after TCK↑		1.5		1		1.5		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS568A – JULY 1996 – REVISED DECEMBER 1996

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182502A				SN74LVTH182502A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80	MHz	
t _{PLH}	A	B	1.5	6		6.7	1.5	5.7		6.4	ns
t _{PHL}			1.5	6		6.7	1.5	5.7		6.4	
t _{PLH}	B	A	1.5	5.1		5.8	1.5	4.9		5.6	ns
t _{PHL}			1.5	5.1		5.8	1.5	4.9		5.6	
t _{PLH}	CLKAB	B	1.5	7.1		8.1	1.5	6.7		7.7	ns
t _{PHL}			1.5	7.1		8.1	1.5	6.7		7.7	
t _{PLH}	CLKBA	A	1.5	6.3		7.2	1.5	5.8		6.8	ns
t _{PHL}			1.5	6.3		7.2	1.5	5.8		6.8	
t _{PLH}	LEAB	B	1.5	8.7		9.7	1.5	8.2		9.2	ns
t _{PHL}			1.5	6.5		6.9	1.5	6.2		6.7	
t _{PLH}	LEBA	A	1.5	7.8		9.2	1.5	7.4		8.4	ns
t _{PHL}			1.5	6		6.6	1.5	5.7		6.4	
t _{PZH}	OEAB or OEBA	B or A	1.5	8.4		9.6	1.5	7.9		8.7	ns
t _{PZL}			1.5	8.4		9.6	1.5	7.9		8.7	
t _{PHZ}	OEAB or OEBA	B or A	2.5	9.1		9.3	2.5	8.4		8.9	ns
t _{PLZ}			2.5	9.1		9.3	2.5	8.4		8.9	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182502A				SN74LVTH182502A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15		18	2.5	14		17	ns
t _{PHL}			2.5	15		18	2.5	14		17	
t _{PLH}	TCK↓	TDO	1	6		7	1	5.5		6.5	ns
t _{PHL}			1.5	7		8	1.5	6.5		7.5	
t _{PZH}	TCK↓	A or B	4	18		21	4	17		20	ns
t _{PZL}			4	18		21	4	17		20	
t _{PZH}	TCK↓	TDO	1	6		7	1	5.5		6.5	ns
t _{PZL}			1.5	6		7	1.5	5.5		6.5	
t _{PHZ}	TCK↓	A or B	4	19		21	4	18		20	ns
t _{PLZ}			4	18		19.5	4	17		18.5	
t _{PHZ}	TCK↓	TDO	1.5	7.5		9	1.5	7		8.5	ns
t _{PLZ}			1.5	7.5		8.5	1.5	7		8	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18502A, SN54LVTH182502A, SN74LVTH18502A, SN74LVTH182502A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS


SCBS668A – JULY 1996 – REVISED DECEMBER 1996

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 14. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A 3.3-V ABT SCAN TEST DEVICES WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997

- Members of the Texas Instruments *SCOPE*™ Family of Testability Products
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- *UBT*™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- B-Port Outputs of LVTH182504A Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- *SCOPE* Instruction Set
 - IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

description

The LVTH18504A and LVTH182504A scan test devices with 20-bit universal bus transceivers are members of the Texas Instruments (TI) *SCOPE* testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self-test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the *SCOPE* universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), clock-enable (CLKENAB and CLKENBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while $\overline{CLKENAB}$ is high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low and $\overline{CLKENAB}$ is low, A-bus data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the OEBA, LEBA, CLKENBA, and CLKBA inputs.

In the test mode, the normal operation of the *SCOPE* universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, UBT, and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

description (continued)


Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions, such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of LVTH182504A, which are designed to source or sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18504A and SN54LVTH182504A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH18504A and SN74LVTH182504A are characterized for operation from -40°C to 85°C.

SN54LVTH18504A, SN54LVTH182504A . . . HV PACKAGE
 (TOP VIEW)



NC – No internal connection




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

SN74LVTH18504A, SN74LVTH182504A . . . PM PACKAGE
(TOP VIEW)



FUNCTION TABLE†
(normal mode, each register)

INPUTS					OUTPUT
OEAB	LEAB	CLKENAB	CLKAB	A	B
L	L	L	L	X	B ₀ [‡]
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	H	X	X	B ₀ [‡]
L	H	X	X	L	L
L	H	X	X	H	H
H	X	X	X	X	Z

† A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, CLKENBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997

functional block diagram



Pin numbers shown are for the PM package.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
A1–A20	Normal-function A-bus I/O ports. See function table for normal-mode logic.
B1–B20	Normal-function B-bus I/O ports. See function table for normal-mode logic.
CLKAB, CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
CLKENAB, CLKENBA	Normal-function clock enables. See function table for normal-mode logic.
GND	Ground
LEAB, LEBA	Normal-function latch enables. See function table for normal-mode logic.
OEAB, OEBA	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals are passed along this serial-test bus. The TAP controller monitors two signals from the test bus: TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationships of the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.




Figure 1. TAP-Controller State Diagram



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

state diagram description

The TAP controller is a synchronous finite-state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states, based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register at a time can be accessed.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18504A and 'LVTH182504A, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–46 in the boundary-scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle, in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such updates occur on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVTH18504A and 'LVTH182504A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial-shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18504A and 'LVTH182504A. The even-parity feature specified for SCOPE devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The instruction register order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

data register description

boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used to store test data that is to be applied externally to the device output pins, and/or to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–46 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	OEAB	39	A20-I/O	19	B20-I/O
46	OEBA	38	A19-I/O	18	B19-I/O
45	CLKAB	37	A18-I/O	17	B18-I/O
44	CLKBA	36	A17-I/O	16	B17-I/O
43	CLKENAB	35	A16-I/O	15	B16-I/O
42	CLKENBA	34	A15-I/O	14	B15-I/O
41	LEAB	33	A14-I/O	13	B14-I/O
40	LEBA	32	A13-I/O	12	B13-I/O
—	—	31	A12-I/O	11	B12-I/O
—	—	30	A11-I/O	10	B11-I/O
—	—	29	A10-I/O	9	B10-I/O
—	—	28	A9-I/O	8	B9-I/O
—	—	27	A8-I/O	7	B8-I/O
—	—	26	A7-I/O	6	B7-I/O
—	—	25	A6-I/O	5	B6-I/O
—	—	24	A5-I/O	4	B5-I/O
—	—	23	A4-I/O	3	B4-I/O
—	—	22	A3-I/O	2	B3-I/O
—	—	21	A2-I/O	1	B2-I/O
—	—	20	A1-I/O	0	B1-I/O



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run (RUNT) instruction to implement additional test operations not included in the basic SCOPE instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The boundary-control register order of scan is shown in Figure 3.




Figure 3. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 4.




Figure 4. Bypass Register Order of Scan

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS667B – JULY 1996 – REVISED JUNE 1997

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18504A, either of the binary values 0010000000000011101000000101111 (2001D02F, hex) or 0011000000000011101000000101111 (3001D02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as TI SN54/74LVTH18504A.

For the 'LVTH182504A, either of the binary values 00010000000000100010000000101111 (1002202F, hex) or 00100000000000100010000000101111 (2002202F, hex) is captured (during Capture-DR state) in the IDR to identify this device as TI SN54/74LVTH182504A.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE†
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 → BIT 0 MSB → LSB	SCOPE OP CODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS‡	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary-run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control-register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control-register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE instruction that is not supported in the LVTH18504A or LVTH182504A .

boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output-enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–46 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS667B – JULY 1996 – REVISED JUNE 1997

bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to I/O

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift register and shadow latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/40-bit mode (PRPG)
X10	Parallel-signature analysis/40-bit mode (PSA)
011	Simultaneous PSA and PRPG /20-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up /20-bit mode (PSA/COUNT)

While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47–46 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when the device is operating in one direction of data flow (that is, $\overline{OEAB} \neq OEBA$). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 show the 40-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 5. 40-Bit PRPG Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS667B - JULY 1996 - REVISED JUNE 1997




Figure 6. 40-Bit PRPG Configuration ($\overline{OEAB} = 1, \overline{OEBA} = 0$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS667B – JULY 1996 – REVISED JUNE 1997

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 40-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 show the 40-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 7. 40-Bit PSA Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997




Figure 8. 40-Bit PSA Configuration ($\overline{OEAB} = 1, \overline{OEBA} = 0$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into a 20-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, a 20-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 show the 20-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 9. 20-Bit PSA/PRPG Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
 3.3-V ABT SCAN TEST DEVICES
 WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS667B - JULY 1996 - REVISED JUNE 1997




Figure 10. 20-Bit PSA/PRPG Configuration ($\overline{OEAB} = 1$, $\overline{OEBA} = 0$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into a 20-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, a 20-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 show the 20-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 11. 20-Bit PSA/COUNT Configuration ($\overline{OEAB} = 0$, $\overline{OEBA} = 1$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
 3.3-V ABT SCAN TEST DEVICES
 WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997




Figure 12. 20-Bit PSA/COUNT Configuration ($\overline{OEAB} = 1$, $\overline{OEBA} = 0$)

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

timing description

All test operations of the 'LVTH18504A and 'LVTH182504A are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 details the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the instruction register scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997




Figure 13. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} (see Note 2): SN54LVTH18504A	96 mA
SN54LVTH182504A (A port or TDO)	96 mA
SN54LVTH182504A (B port)	30 mA
SN74LVTH18504A	128 mA
SN74LVTH182504A (A port or TDO)	128 mA
SN74LVTH182504A (B port)	30 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH18504A	48 mA
SN54LVTH182504A (A port or TDO)	48 mA
SN54LVTH182504A (B port)	30 mA
SN74LVTH18504A	64 mA
SN74LVTH182504A (A port or TDO)	64 mA
SN74LVTH182504A (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): PM package	67°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

recommended operating conditions

		SN54LVTH18504A		SN74LVTH18504A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} †	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH18504A		SN74LVTH18504A		UNIT			
				MIN	TYP†	MAX	MIN		TYP†	MAX	
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA	-1.2		-1.2		V			
V _{OH}		V _{CC} = MIN to MAX‡, I _{OH} = -100 µA		V _{CC} -0.2		V _{CC} -0.2		V			
		V _{CC} = 2.7 V, I _{OH} = -3 mA		2.4		2.4					
		V _{CC} = 3 V	I _{OH} = -8 mA	2.4		2.4					
			I _{OH} = -24 mA	2		2					
V _{OL}		V _{CC} = 2.7 V	I _{OL} = 100 µA	0.2		0.2		V			
			I _{OL} = 24 mA	0.5		0.5					
		V _{CC} = 3 V	I _{OL} = 16 mA	0.4		0.4					
			I _{OL} = 32 mA	0.5		0.5					
			I _{OL} = 48 mA	0.55		0.55					
			I _{OL} = 64 mA	0.55		0.55					
I _I		CLK, CLKEN, LE, TCK	V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1		±1		µA			
			V _{CC} = 0 or MAX‡, V _I = 5.5 V	10		10					
		OE, TDI, TMS	V _{CC} = 3.6 V	V _I = 5.5 V	5		5				
				V _I = V _{CC}	1		1				
				V _I = 0	-25		-100				
		A or B ports§	V _{CC} = 3.6 V	V _I = 5.5 V	20		20				
				V _I = V _{CC}	1		1				
				V _I = 0	-5		-5				
I _{off}		V _{CC} = 0, V _I or V _O = 0 to 4.5 V						±100	µA		
I _{I(hold)} ¶		A or B ports	V _{CC} = 3 V	V _I = 0.8 V	75		500		75 150 500		µA
				V _I = 2 V	-75		-500		-75 -150 -500		
I _{OZH}		TDO	V _{CC} = 3.6 V, V _O = 3 V		1		1		1		µA
I _{OZL}		TDO	V _{CC} = 3.6 V, V _O = 0.5 V		-1		-1		-1		µA
I _{OZPU}		TDO	V _{CC} = 0 to 1.5 V, V _O = 0.5 V or 3 V		±50		±50		±50		µA
I _{OZPD}		TDO	V _{CC} = 1.5 V to 0, V _O = 0.5 V or 3 V		±50		±50		±50		µA
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	0.6 2		0.6 2		0.6 2		mA	
			Outputs low	19.5 27		19.5 27		19.5 27			
			Outputs disabled	0.6 2		0.6 2		0.6 2			
ΔI _{CC} #		V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.5		0.5		0.5		mA	
C _i		V _I = 3 V or 0		4		4		4		pF	
C _{io}		V _O = 3 V or 0		10		10		10		pF	
C _o		V _O = 3 V or 0		8		8		8		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter I_{I(hold)} includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			SN54LVTH18504A				SN74LVTH18504A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA	0	100	0	80	0	100	0	80	MHz	
t _w	Pulse duration	CLKAB or CLKBA high or low	4.4		5.6		4.4		5.6		ns	
		LEAB or LEBA high	3		3		3		3			
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	2.4		2.8		2.4		2.8		ns	
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
		CLKEN before CLK↑	2.8		3.4		2.8		3.4			
t _h	Hold time	A after CLKAB↑	1		0.8		1		0.8		ns	
		B after CLKBA↑	1.4		1.1		1.4		1.1			
		A after LEAB↓ or B after LEBA↓	3.1		3.5		3.1		3.5			
		CLKEN after CLK↑	0.7		0.2		0.7		0.2			

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			SN54LVTH18504A				SN74LVTH18504A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK	0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, CLKEN, LE, or OE before TCK↑	6.5		7		6.5		7		ns
		TDI before TCK↑	2.5		3.5		2.5		3.5		
		TMS before TCK↑	2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, CLKEN, LE, or OE after TCK↑	1.5		1		1.5		1		ns
		TDI after TCK↑	1.5		1		1.5		1		
		TMS after TCK↑	1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑	50		50		50		50		ns
t _r	Rise time	V _{CC} power up	1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B - JULY 1996 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18504A				SN74LVTH18504A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}	CLKAB or CLKBA		100		80		100		80		MHz
t _{PLH}	A or B	B or A	1.5	5.4	5.8		1.5	5.1	5.6		ns
t _{PHL}			1.5	5.4	5.8		1.5	5.1	5.6		
t _{PLH}	CLKAB	B	1.5	6.9	7.8		1.5	5.8	6.8		ns
t _{PHL}			1.5	6.9	7.8		1.5	5.8	6.8		
t _{PLH}	CLKBA	A	1.5	6.9	7.8		1.5	6.4	7.4		ns
t _{PHL}			1.5	6.9	7.8		1.5	6.4	7.4		
t _{PLH}	LEAB or LEBA	B or A	2	8.7	9.5		2	8.1	8.8		ns
t _{PHL}			2	7.1	7.4		2	6.7	7.1		
t _{PZH}	OEAB or OEBA	B or A	2	9.5	10.5		2	9.1	10		ns
t _{PZL}			2	10	10.8		2	9.6	10.4		
t _{PHZ}	OEAB or OEBA	B or A	2.5	12	12.7		2.5	10.4	11.2		ns
t _{PLZ}			2.5	9.6	9.9		2.5	9.1	9.5		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18504A				SN74LVTH18504A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK ↓	A or B	2.5	15	18		2.5	14	17		ns
t _{PHL}			2.5	15	18		2.5	14	17		
t _{PLH}	TCK ↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PHL}			1.5	7	8		1.5	6.5	7.5		
t _{PZH}	TCK ↓	A or B	4	18	21		4	17	20		ns
t _{PZL}			4	18	21		4	17	20		
t _{PZH}	TCK ↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PZL}			1.5	6	7		1.5	5.5	6.5		
t _{PHZ}	TCK ↓	A or B	4	19	21		4	18	20		ns
t _{PLZ}			4	18	19.5		4	17	18.5		
t _{PHZ}	TCK ↓	TDO	1.5	7.5	9		1.5	7	8.5		ns
t _{PLZ}			1.5	7.5	8.5		1.5	7	8		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS667B – JULY 1996 – REVISED JUNE 1997

recommended operating conditions

		SN54LVTH182504A		SN74LVTH182504A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current	A port, TDO		-24	-32	mA
		B port		-12	-12	
I_{OL}	Low-level output current	A port, TDO		24	32	mA
		B port		12	12	
I_{OL}^\dagger	Low-level output current			48	64	mA
$\Delta t/v$	Input transition rise or fall rate			10	10	ns/V
T_A	Operating free-air temperature			-55	125	-40 85 °C

† Current duty cycle $\leq 50\%$, $f \geq 1$ kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS667B – JULY 1996 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN54LVTH182504A		SN74LVTH182504A		UNIT
				MIN	TYP†	MAX	MIN	
V _{IK}		V _{CC} = 2.7 V,	I _I = -18 mA	-1.2		-1.2		V
V _{OH}	A, B, TDO	V _{CC} = MIN to MAX‡,	I _{OH} = -100 µA	V _{CC} -0.2		V _{CC} -0.2		V
	A port, TDO	V _{CC} = 2.7 V,	I _{OH} = -3 mA	2.4		2.4		
		V _{CC} = 3 V	I _{OH} = -8 mA	2.4		2.4		
			I _{OH} = -24 mA	2		2		
B port	V _{CC} = 3 V,	I _{OH} = -12 mA	2		2			
V _{OL}	A, B, TDO	V _{CC} = 2.7 V,	I _{OL} = 100 µA	0.2		0.2		V
	A port, TDO	V _{CC} = 2.7 V,	I _{OL} = 24 mA	0.5		0.5		
		V _{CC} = 3 V	I _{OL} = 16 mA	0.4		0.4		
			I _{OL} = 32 mA	0.5		0.5		
			I _{OL} = 48 mA	0.55		0.55		
	B port	V _{CC} = 3 V,	I _{OL} = 12 mA	0.8		0.8		
I _I	CLK, CLKEN, LE, TCK	V _{CC} = 3.6 V,	V _I = V _{CC} or GND	±1		±1		µA
		V _{CC} = 0 or MAX‡,	V _I = 5.5 V	10		10		
	OE, TDI, TMS	V _{CC} = 3.6 V	V _I = 5.5 V	5		5		
			V _I = V _{CC}	1		1		
			V _I = 0	-25		-100		
	A or B ports§	V _{CC} = 3.6 V	V _I = 5.5 V	20		20		
V _I = 0			-5		-5			
I _{off}	V _{CC} = 0,		V _I or V _O = 0 to 4.5 V	±100		±100		µA
I _{I(hold)} ¶	A or B ports	V _{CC} = 3 V	V _I = 0.8 V	75		500		µA
			V _I = 2 V	-75		-500		
I _{OZH}	TDO	V _{CC} = 3.6 V,	V _O = 3 V	1		1		µA
I _{OZL}	TDO	V _{CC} = 3.6 V,	V _O = 0.5 V	-1		-1		µA
I _{OZPU}	TDO	V _{CC} = 0 to 1.5 V,	V _O = 0.5 V or 3 V	±50		±50		µA
I _{OZPD}	TDO	V _{CC} = 1.5 V to 0,	V _O = 0.5 V or 3 V	±50		±50		µA
I _{CC}		V _{CC} = 3.6 V, I _O = 0, V _I = V _{CC} or GND	Outputs high	0.6		2		mA
			Outputs low	19.5		27		
			Outputs disabled	0.6		2		
ΔI _{CC} #	V _{CC} = 3 V to 3.6 V, One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		0.5		0.5		mA	
C _I	V _I = 3 V or 0		4		4		pF	
C _{I0}	V _O = 3 V or 0		10		10		pF	
C _O	V _O = 3 V or 0		8		8		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter I_{I(hold)} includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS667B – JULY 1996 – REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			SN54LVTH182504A				SN74LVTH182504A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4		5.6		4.4		5.6		ns
		LEAB or LEBA high		3		3		3		3		
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
		CLKEN before CLK↑		2.8		3.4		2.8		3.4		
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		1.4		1.1		ns
		A after LEAB↓ or B after LEBA↓		3.1		3.5		3.1		3.5		
		CLKEN after CLK↑		0.7		0.2		0.7		0.2		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			SN54LVTH182504A				SN74LVTH182504A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, CLKEN, LE, or OE before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, CLKEN, LE, or OE after TCK↑		1.5		1		1.5		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS667B – JULY 1996 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182504A				SN74LVTH182504A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80		MHz
t _{PLH}	A	B	1.5	6.4	6.9	1.5	5.9	6.6		ns	
t _{PHL}			1.5	6.4	6.9	1.5	5.9	6.6			
t _{PLH}	B	A	1.5	5.4	5.8	1.5	5.1	5.6		ns	
t _{PHL}			1.5	5.4	5.8	1.5	5.1	5.6			
t _{PLH}	CLKAB	B	1.5	6.9	7.8	1.5	6.7	7.7		ns	
t _{PHL}			1.5	6.9	7.8	1.5	6.7	7.7			
t _{PLH}	CLKBA	A	1.5	6.9	7.8	1.5	6.4	7.4		ns	
t _{PHL}			1.5	6.9	7.8	1.5	6.4	7.4			
t _{PLH}	LEAB	B	2	8.7	9.5	2	8.2	9.2		ns	
t _{PHL}			2	7.1	7.4	2	6.7	7.1			
t _{PLH}	LEBA	A	2	8.7	9.5	2	8.1	8.8		ns	
t _{PHL}			2	7.1	7.4	2	6.7	7.1			
t _{PZH}	OEAB or OEBA	B or A	2	9.9	11.1	2	9.5	10.6		ns	
t _{PZL}			2	10.2	11	2	9.7	10.5			
t _{PHZ}	OEAB or OEBA	B or A	2.5	12	12.7	2.5	11.1	11.8		ns	
t _{PLZ}			2.5	11	11.2	2.5	9.8	10			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182504A				SN74LVTH182504A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17		ns	
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20		ns	
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20		ns	
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5		ns	
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54LVTH18504A, SN54LVTH182504A, SN74LVTH18504A, SN74LVTH182504A
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS667B – JULY 1996 – REVISED JUNE 1997

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 14. Load Circuit and Voltage Waveforms




SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

- **Members of the Texas Instruments SCOPE™ Family of Testability Products**
- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **B-Port Outputs of LVTH182512 Devices Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required**
- **Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture**
- **SCOPE™ Instruction Set**
 - IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- **Package Options Include 64-Pin Plastic Thin Shrink Small Outline (DGG) and 64-Pin Ceramic Dual Flat (HKC) Packages Using 0.5-mm Center-to-Center Spacings**

SN54LVTH18512, SN54LVTH182512 . . . HKC PACKAGE
SN74LVTH18512, SN74LVTH182512 . . . DGG PACKAGE
(TOP VIEW)



description

The LVTH18512 and LVTH182512 scan test devices with 18-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997

description (continued)

In the normal mode, these devices are 18-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow but uses the \overline{OEBA} , LEBA, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE™ universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of LVTH182512, which are designed to source or sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18512 and SN54LVTH182512 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH18512 and SN74LVTH182512 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE†
(normal mode, each register)

INPUTS				OUTPUT
\overline{OEAB}	LEAB	CLKAB	A	B
L	L	L	X	B_0^\ddagger
L	L	↑	L	L
L	L	↑	H	H
L	H	X	L	L
L	H	X	H	H
H	X	X	X	Z


† A-to-B data flow is shown. B-to-A data flow is similar but uses \overline{OEBA} , LEBA, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

functional block diagram



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1LEAB, 1LEBA, 2LEAB, 2LEBA	Normal-function latch enables. See function table for normal-mode logic.
1OEAB, 1OEBA, 2OEAB, 2OEBA	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage



test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP, that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test-data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device identification register.




Figure 1. TAP-Controller State Diagram



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

state diagram description

The TAP controller is a synchronous finite-state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18512 and 'LVTH182512, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–44 in the boundary-scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at the high-impedance state). Reset-value of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register captures a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.



Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVTH18512 and 'LVTH182512, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18512 and 'LVTH182512. The even-parity feature specified for SCOPE™ devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE™ devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

data register description

boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used to store test data that is to be applied externally to the device output pins, and/or to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs are set to benign values (i.e., if test mode were invoked, the outputs would be at the high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	2OEAB	35	2A9-I/O	17	2B9-I/O
46	1OEAB	34	2A8-I/O	16	2B8-I/O
45	2OEBA	33	2A7-I/O	15	2B7-I/O
44	1OEBA	32	2A6-I/O	14	2B6-I/O
43	2CLKAB	31	2A5-I/O	13	2B5-I/O
42	1CLKAB	30	2A4-I/O	12	2B4-I/O
41	2CLKBA	29	2A3-I/O	11	2B3-I/O
40	1CLKBA	28	2A2-I/O	10	2B2-I/O
39	2LEAB	27	2A1-I/O	9	2B1-I/O
38	1LEAB	26	1A9-I/O	8	1B9-I/O
37	2LEBA	25	1A8-I/O	7	1B8-I/O
36	1LEBA	24	1A7-I/O	6	1B7-I/O
—	—	23	1A6-I/O	5	1B6-I/O
—	—	22	1A5-I/O	4	1B5-I/O
—	—	21	1A4-I/O	3	1B4-I/O
—	—	20	1A3-I/O	2	1B3-I/O
—	—	19	1A2-I/O	1	1B2-I/O
—	—	18	1A1-I/O	0	1B1-I/O



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run test (RUNT) instruction to implement additional test operations not included in the basic SCOPE™ instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The BCR order of scan is shown in Figure 3.




Figure 3. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 4.




Figure 4. Bypass Register Order of Scan

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18512, the binary value 00000000000000111011000000101111 (0003B02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74LVTH18512.

For the 'LVTH182512, the binary value 00000000000000111100000000101111 (0003C02F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as Texas Instruments SN54/74LVTH182512.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS‡	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary-run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE™ instruction that is not supported in the LVTH18512 or LVTH182512.

boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–44 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to I/O

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and thereby applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel-signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47–44 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (i.e., $1\text{OEAB} \neq 1\text{OEBA}$ and $2\text{OEAB} \neq 2\text{OEBA}$) and in the same direction of data flow (i.e., $1\text{OEAB} = 2\text{OEAB}$ and $1\text{OEBA} = 2\text{OEBA}$). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 show the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 5. 36-Bit PRPG Configuration (1OEAB = 2OEAB = 0, 1OEBĀ = 2OEBĀ = 1)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 6. 36-Bit PRPG Configuration ($1\overline{0EAB} = 2\overline{0EAB} = 1$, $1\overline{0EBA} = 2\overline{0EBA} = 0$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 show the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 7. 36-Bit PSA Configuration ($1\overline{0EAB} = 2\overline{0EAB} = 0$, $1\overline{0EBA} = 2\overline{0EBA} = 1$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 8. 36-Bit PSA Configuration ($1OEAB = 2OEAB = 1$, $1OEBA = 2OEBA = 0$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 show the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 9. 18-Bit PSA/PRPG Configuration ($\overline{1OEAB} = \overline{2OEAB} = 0$, $\overline{1OEBA} = \overline{2OEBA} = 1$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS
 SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997




Figure 10. 18-Bit PSA/PRPG Configuration ($1\overline{OEAB} = 2\overline{OEAB} = 1$, $1\overline{OEBA} = 2\overline{OEBA} = 0$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 show the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 11. 18-Bit PSA/COUNT Configuration ($1\overline{0EAB} = 2\overline{0EAB} = 0$, $1\overline{0EBA} = 2\overline{0EBA} = 1$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT UNIVERSAL BUS TRANSCIEVERS

SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997




Figure 12. 18-Bit PSA/COUNT Configuration ($\overline{1OEAB} = \overline{2OEAB} = 1$, $\overline{1OEBA} = \overline{2OEBA} = 0$)

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

timing description

All test operations of the 'LVTH18512 and 'LVTH182512 are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 details the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	The selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997




Figure 13. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_{OL} : SN54LVTH18512	96 mA
SN54LVTH182512 (A port or TDO)	96 mA
SN54LVTH182512 (B port)	30 mA
SN74LVTH18512	128 mA
SN74LVTH182512 (A port or TDO)	128 mA
SN74LVTH182512 (B port)	30 mA
Current into any output in the high state, I_{OH} (see Note 2): SN54LVTH18512	48 mA
SN54LVTH182512 (A port or TDO)	48 mA
SN54LVTH182512 (B port)	30 mA
SN74LVTH18512	64 mA
SN74LVTH182512 (A port or TDO)	64 mA
SN74LVTH182512 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	73°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current only flows when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
§CBS671B – AUGUST 1996 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH18512		SN74LVTH18512		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage			0.8		V
V _I	Input voltage			5.5		V
I _{OH}	High-level output current			-24		mA
I _{OL}	Low-level output current			32		mA
I _{OL} †	Low-level output current			48		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≤ 1 kHz

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS5671B – AUGUST 1996 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH18512			SN74LVTH18512			UNIT			
			MIN	TYP†	MAX	MIN	TYP†	MAX				
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$								V			
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$			$V_{CC}-0.2$			V			
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -3\text{ mA}$		2.4			2.4						
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$		2.4			2.4					
		$I_{OH} = -24\text{ mA}$		2								
		$I_{OH} = -32\text{ mA}$					2					
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\text{ }\mu\text{A}$		0.2			0.2				
			$I_{OL} = 24\text{ mA}$		0.5			0.5				
	$V_{CC} = 3\text{ V}$		$I_{OL} = 16\text{ mA}$		0.4			0.4				
			$I_{OL} = 32\text{ mA}$		0.5			0.5				
			$I_{OL} = 48\text{ mA}$		0.55							
			$I_{OL} = 64\text{ mA}$					0.55				
I_I	CLK, LE, TCK	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1			± 1					
		$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10			10					
	$\overline{\text{OE}}$, TDI, TMS	$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		5			5			
				$V_I = V_{CC}$		1			1			
				$V_I = 0$		-25			-100			
	A or B ports†	$V_{CC} = 3.6\text{ V}$		$V_I = 5.5\text{ V}$		20			20			
				$V_I = V_{CC}$		1			1			
				$V_I = 0$		-5			-5			
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$					± 100			μA			
$I_I(\text{hold})\S$	A or B ports	$V_{CC} = 3\text{ V}$		$V_I = 0.8\text{ V}$		75		500		75 150 500		μA
				$V_I = 2\text{ V}$		-75		-500		-75 -150 -500		
I_{OZH}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$				1				1		μA
I_{OZL}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$				-1				-1		μA
I_{OZPU}	TDO	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V or }3\text{ V}$				± 50				± 50		μA
I_{OZPD}	TDO	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V or }3\text{ V}$				± 50				± 50		μA
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$		Outputs high		0.6		2		0.6		2	
			Outputs low		18		24		18		24	
			Outputs disabled		0.6		2		0.6		2	
$\Delta I_{CC}\P$	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$				0.5				0.5		mA	
C_i	$V_I = 3\text{ V or }0$				4				4		pF	
C_{iO}	$V_O = 3\text{ V or }0$				10				10		pF	
C_O	$V_O = 3\text{ V or }0$				8				8		pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ The parameter $I_I(\text{hold})$ includes the off-state output leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B - AUGUST 1996 - REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

		SN54LVTH18512				SN74LVTH18512				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4		5.6		4.4		5.6		ns
		LEAB or LEBA high		3		3		3		3		
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		1.4		1.1		ns
		A after LEAB↓ or B after LEBA↓		3.1		3.5		3.1		3.5		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

		SN54LVTH18512				SN74LVTH18512				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, LE, or OE before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, LE, or OE after TCK↑		1.7		1		1.7		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18512				SN74LVTH18512				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80		MHz
t _{PLH}	A or B	B or A	1.5	5.1	5.8		1.5	4.9	5.6		ns
t _{PHL}			1.5	5.1	5.8		1.5	4.9	5.6		
t _{PLH}	CLKAB or CLKBA	B or A	1.5	6.3	7.2		1.5	5.8	6.8		ns
t _{PHL}			1.5	6.3	7.2		1.5	5.8	6.8		
t _{PLH}	LEAB or LEBA	B or A	1.5	7.8	9.2		1.5	7.4	8.4		ns
t _{PHL}			1.5	6	6.6		1.5	5.7	6.4		
t _{PZH}	OEAB or OEBA	B or A	1.5	7.6	8.5		1.5	7.1	8.3		ns
t _{PZL}			1.5	7.6	8.5		1.5	7.1	8.3		
t _{PHZ}	OEAB or OEBA	B or A	2.5	8.3	8.8		2.5	7.8	8.4		ns
t _{PLZ}			2.5	8.3	8.8		2.5	7.8	8.4		

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18512				SN74LVTH18512				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK ↓	A or B	2.5	15	18		2.5	14	17		ns
t _{PHL}			2.5	15	18		2.5	14	17		
t _{PLH}	TCK ↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PHL}			1.5	7	8		1.5	6.5	7.5		
t _{PZH}	TCK ↓	A or B	4	18	21		4	17	20		ns
t _{PZL}			4	18	21		4	17	20		
t _{PZH}	TCK ↓	TDO	1	6	7		1	5.5	6.5		ns
t _{PZL}			1.5	6	7		1.5	5.5	6.5		
t _{PHZ}	TCK ↓	A or B	4	19	21		4	18	20		ns
t _{PLZ}			4	18	19.5		4	17	18.5		
t _{PHZ}	TCK ↓	TDO	1.5	7.5	9		1.5	7	8.5		ns
t _{PLZ}			1.5	7.5	8.5		1.5	7	8		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS5671B – AUGUST 1996 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH182512		SN74LVTH182512		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current	A port, TDO		-32		mA
		B port		-12		
I _{OL}	Low-level output current	A port, TDO		32		mA
		B port		12		
I _{OL} †	Low-level output current	A port, TDO		64		mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCB5671B – AUGUST 1996 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH182512			SN74LVTH182512			UNIT	
		MIN	TYP†	MAX	MIN	TYP†	MAX		
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V	
V_{OH}	A, B, TDO	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$		$V_{CC}-0.2$	$V_{CC}-0.2$			V	
	A port, TDO	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -3\text{ mA}$		2.4	2.4				
		$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$		2.4	2.4			
			$I_{OH} = -24\text{ mA}$		2				
B port	$V_{CC} = 3\text{ V}$, $I_{OH} = -12\text{ mA}$		2	2					
V_{OL}	A, B, TDO	$V_{CC} = 2.7\text{ V}$, $I_{OL} = 100\text{ }\mu\text{A}$		0.2	0.2			V	
	A port, TDO	$V_{CC} = 2.7\text{ V}$, $I_{OL} = 24\text{ mA}$		0.5	0.5				
		$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4	0.4			
			$I_{OL} = 32\text{ mA}$		0.5	0.5			
			$I_{OL} = 48\text{ mA}$		0.55	0.55			
	B port	$V_{CC} = 3\text{ V}$, $I_{OL} = 12\text{ mA}$		0.8	0.8				
I_I	CLK, LE, TCK	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}\text{ or GND}$		± 1	± 1			μA	
	$\overline{\text{OE}}$, TDI, TMS	$V_{CC} = 0\text{ or }3.6\text{ V}$, $V_I = 5.5\text{ V}$		10	10				
		$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		5	5			
			$V_I = V_{CC}$		1	1			
			$V_I = 0$	-25	-100	-25	-100		
	A or B ports‡	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	20	20				
		$V_I = V_{CC}$	1	1					
		$V_I = 0$	-5	-5					
I_{off}	$V_{CC} = 0$, $V_I\text{ or }V_O = 0\text{ to }4.5\text{ V}$				± 100			μA	
$I_I(\text{hold})$ §	A or B ports	$V_{CC} = 3\text{ V}$, $V_I = 0.8\text{ V}$	75	500	75	150	500	μA	
		$V_I = 2\text{ V}$	-75	-500	-75	-150	-500		
I_{OZH}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$		1	1			μA	
I_{OZL}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$		-1	-1			μA	
I_{OZPU}	TDO	$V_{CC} = 0\text{ to }1.5\text{ V}$, $V_O = 0.5\text{ V or }3\text{ V}$		± 50	± 50			μA	
I_{OZPD}	TDO	$V_{CC} = 1.5\text{ V to }0$, $V_O = 0.5\text{ V or }3\text{ V}$		± 50	± 50			μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}\text{ or GND}$	Outputs high	0.6	2	0.6	2		mA	
		Outputs low	18	24	18	24			
		Outputs disabled	0.6	2	0.6	2			
ΔI_{CC} ¶	$V_{CC} = 3\text{ V to }3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.5	0.5			mA	
C_i	$V_I = 3\text{ V or }0$			4	4			pF	
C_{iO}	$V_O = 3\text{ V or }0$			10	10			pF	
C_O	$V_O = 3\text{ V or }0$			8	8			pF	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ The parameter $I_I(\text{hold})$ includes the off-state output leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

			SN54LVTH182512				SN74LVTH182512				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4	5.6	4.4	5.6	4.4	5.6	4.4	5.6	ns
		LEAB or LEBA high		3	3	3	3	3	3	3	3	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8	3	2.8	3	2.8	3	2.8	3	ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5	0.7	1.5	0.7	1.5	0.7	1.5	0.7	
			CLK low	1.6	1.6	1.6	1.6	1.6	1.6	1.6	1.6	
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4	1.1	1.4	1.1	1.4	1.1	1.4	1.1	ns
		A after LEAB↓ or B after LEBA↓		3.1	3.5	3.1	3.5	3.1	3.5	3.1	3.5	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

			SN54LVTH182512				SN74LVTH182512				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ns
t _{su}	Setup time	A, B, CLK, LE, or OE before TCK↑		6.5	7	6.5	7	6.5	7	6.5	7	ns
		TDI before TCK↑		2.5	3.5	2.5	3.5	2.5	3.5	2.5	3.5	
		TMS before TCK↑		2.5	3.5	2.5	3.5	2.5	3.5	2.5	3.5	
t _h	Hold time	A, B, CLK, LE, or OE after TCK↑		1.7	1	1.7	1	1.7	1	1.7	1	ns
		TDI after TCK↑		1.5	1	1.5	1	1.5	1	1.5	1	
		TMS after TCK↑		1.5	1	1.5	1	1.5	1	1.5	1	
t _d	Delay time	Power up to TCK↑		50	50	50	50	50	50	50	ns	
t _r	Rise time	V _{CC} power up		1	1	1	1	1	1	1	μs	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182512				SN74LVTH182512				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}	CLKAB or CLKBA		100		80		100		80	MHz	
t _{PLH}	A	B	1.5	6	6.7	1.5	5.7	6.4	ns		
t _{PHL}			1.5	6	6.7	1.5	5.7	6.4			
t _{PLH}	B	A	1.5	5.1	5.8	1.5	4.9	5.6	ns		
t _{PHL}			1.5	5.1	5.8	1.5	4.9	5.6			
t _{PLH}	CLKAB	B	1.5	7.1	8.1	1.5	6.7	7.7	ns		
t _{PHL}			1.5	7.1	8.1	1.5	6.7	7.7			
t _{PLH}	CLKBA	A	1.5	6.3	7.2	1.5	5.8	6.8	ns		
t _{PHL}			1.5	6.3	7.2	1.5	5.8	6.8			
t _{PLH}	LEAB	B	1.5	8.7	9.7	1.5	8.2	9.2	ns		
t _{PHL}			1.5	6.5	6.9	1.5	6.2	6.7			
t _{PLH}	LEBA	A	1.5	7.8	9.2	1.5	7.4	8.4	ns		
t _{PHL}			1.5	6	6.6	1.5	5.7	6.4			
t _{PZH}	\overline{OEAB} or \overline{OEBA}	B or A	1.5	8.4	9.6	1.5	7.9	8.7	ns		
t _{PZL}			1.5	8.4	9.6	1.5	7.9	8.7			
t _{PHZ}	\overline{OEAB} or \overline{OEBA}	B or A	2.5	9.1	9.3	2.5	8.4	8.9	ns		
t _{PLZ}			2.5	9.1	9.3	2.5	8.4	8.9			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182512				SN74LVTH182512				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17	ns		
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5	ns		
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20	ns		
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5	ns		
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20	ns		
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5	ns		
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVTH18512, SN54LVTH182512, SN74LVTH18512, SN74LVTH182512
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS671B – AUGUST 1996 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT




**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 14. Load Circuit and Voltage Waveforms

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

- **Members of the Texas Instruments SCOPE™ Family of Testability Products**
- **Members of the Texas Instruments Widebus™ Family**
- **State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})**
- **Support Unregulated Battery Operation Down to 2.7 V**
- **UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **B-Port Outputs of LVTH182514 Devices Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required**
- **Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture**
- **SCOPE™ Instruction Set**
 - IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- **Package Options Include 64-Pin Plastic Thin Shrink Small-Outline (DGG) and 64-Pin Ceramic Dual Flat (HKC) Packages Using 0.5-mm Center-to-Center Spacings**

SN54LVTH18514, SN54LVTH182514 ... HKC PACKAGE
 SN74LVTH18514, SN74LVTH182514 ... DGG PACKAGE
 (TOP VIEW)



description

The LVTH18514 and LVTH182514 scan test devices with 20-bit universal bus transceivers are members of the Texas Instruments SCOPE™ testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE, Widebus, and UBT are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

description (continued)

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self-test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE™ universal bus transceivers.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while $\overline{CLKENAB}$ is high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low and $\overline{CLKENAB}$ is low, A data is stored on a low-to-high transition of CLKAB. When \overline{OEAB} is low, the B outputs are active. When \overline{OEAB} is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the \overline{OEBA} , LEBA, $\overline{CLKENBA}$, and CLKBA inputs.

In the test mode, the normal operation of the SCOPE™ universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions, such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of 'LVTH182514, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18514 and SN54LVTH182514 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH18514 and SN74LVTH182514 are characterized for operation from -40°C to 85°C.

FUNCTION TABLE†
(normal mode, each register)

INPUTS					OUTPUT
OEAB	LEAB	CLKENAB	CLKAB	A	B
L	L	L	L	X	B ₀ †
L	L	L	↑	L	L
L	L	L	↑	H	H
L	L	H	X	X	B ₀ ‡
L	H	X	X	L	L
L	H	X	X	H	H
H	X	X	X	X	Z


† A-to-B data flow is shown. B-to-A data flow is similar, but uses \overline{OEBA} , LEBA, $\overline{CLKENBA}$, and CLKBA.

‡ Output level before the indicated steady-state input conditions were established



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

functional block diagram



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
A1–A20	Normal-function A-bus I/O ports. See function table for normal-mode logic.
B1–B20	Normal-function B-bus I/O ports. See function table for normal-mode logic.
CLKAB, CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
CLKENAB, CLKENBA	Normal-function clock enables. See function table for normal-mode logic.
GND	Ground
LEAB, LEBA	Normal-function latch enables. See function table for normal-mode logic.
OEAB, OEBA	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage



test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals are passed along this serial-test bus. The TAP controller monitors two signals from the test bus: TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationships of the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.




Figure 1. TAP-Controller State Diagram

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCIEVERS

SCB5670B – AUGUST 1996 – REVISED OCTOBER 1997

state diagram description

The TAP controller is a synchronous finite-state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states, based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register at a time can be accessed.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18514 and 'LVTH182514, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–46 in the boundary-scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.



Shift-DR (continued)

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle, in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such updates occur on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVTH18514 and 'LVTH182514, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial-shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18514 and 'LVTH182514. The even-parity feature specified for SCOPE™ devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE™ devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The instruction register order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

data register description

boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used to store test data that is to be applied externally to the device output pins, and/or to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–46 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	OEAB	39	A20-I/O	19	B20-I/O
46	OEBA	38	A19-I/O	18	B19-I/O
45	CLKAB	37	A18-I/O	17	B18-I/O
44	CLKBA	36	A17-I/O	16	B17-I/O
43	CLKENAB	35	A16-I/O	15	B16-I/O
42	CLKENBA	34	A15-I/O	14	B15-I/O
41	LEAB	33	A14-I/O	13	B14-I/O
40	LEBA	32	A13-I/O	12	B13-I/O
—	—	31	A12-I/O	11	B12-I/O
—	—	30	A11-I/O	10	B11-I/O
—	—	29	A10-I/O	9	B10-I/O
—	—	28	A9-I/O	8	B9-I/O
—	—	27	A8-I/O	7	B8-I/O
—	—	26	A7-I/O	6	B7-I/O
—	—	25	A6-I/O	5	B6-I/O
—	—	24	A5-I/O	4	B5-I/O
—	—	23	A4-I/O	3	B4-I/O
—	—	22	A3-I/O	2	B3-I/O
—	—	21	A2-I/O	1	B2-I/O
—	—	20	A1-I/O	0	B1-I/O



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the boundary-run (RUNT) instruction to implement additional test operations not included in the basic SCOPE™ instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The boundary-control register order of scan is shown in Figure 3.




Figure 3. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 4.




Figure 4. Bypass Register Order of Scan

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18514, the binary value 00000000000000111101000000101111 (0003D02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74LVTH18514.

For the 'LVTH182514, the binary value 00000000000000111110000000101111 (0003E02F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN54/74LVTH182514.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE†
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCIEVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 MSB	BIT 0 LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000		EXTEST	Boundary scan	Boundary scan	Test
10000001		IDCODE	Identification read	Device identification	Normal
10000010		SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011		BYPASS‡	Bypass scan	Bypass	Normal
10000100		BYPASS‡	Bypass scan	Bypass	Normal
00000101		BYPASS‡	Bypass scan	Bypass	Normal
00000110		HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111		CLAMP	Control boundary to 1/0	Bypass	Test
10001000		BYPASS‡	Bypass scan	Bypass	Normal
00001001		RUNT	Boundary-run test	Bypass	Test
00001010		READBN	Boundary read	Boundary scan	Normal
10001011		READBT	Boundary read	Boundary scan	Test
00001100		CELLTST	Boundary self test	Boundary scan	Normal
10001101		TOPHIP	Boundary toggle outputs	Bypass	Test
10001110		SCANCN	Boundary-control-register scan	Boundary control	Normal
00001111		SCANCT	Boundary-control-register scan	Boundary control	Test
All others		BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE™ instruction that is not supported in the 'LVTH18514 or 'LVTH182514.

boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output-enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–46 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to 1/0

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift register and shadow latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

boundary-control register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 MSB	BIT 0 LSB	DESCRIPTION
X00		Sample inputs/toggle outputs (TOPSIP)
X01		Pseudo-random pattern generation/40-bit mode (PRPG)
X10		Parallel-signature analysis/40-bit mode (PSA)
011		Simultaneous PSA and PRPG/20-bit mode (PSA/PRPG)
111		Simultaneous PSA and binary count up/20-bit mode (PSA/COUNT)

While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47–46 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when the device is operating in one direction of data flow (that is, $\overline{OEAB} \neq \overline{OEBA}$). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 5 and 6 illustrate the 40-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 5. 40-Bit PRPG Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 6. 40-Bit PRPG Configuration ($\overline{OEAB} = 1, OEBA = 0$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 40-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 7 and 8 illustrate the 40-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 7. 40-Bit PSA Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 8. 40-Bit PSA Configuration ($\overline{OEAB} = 1, \overline{OEBA} = 0$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into a 20-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, a 20-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 9 and 10 illustrate the 20-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 9. 20-Bit PSA/PRPG Configuration ($\overline{OEAB} = 0, \overline{OEBA} = 1$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997




Figure 10. 20-Bit PSA/PRPG Configuration ($\overline{OEAB} = 1, \overline{OEBA} = 0$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into a 20-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, a 20-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 11 and 12 illustrate the 20-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 11. 20-Bit PSA/COUNT Configuration ($\overline{OEAB} = 0$, $\overline{OEBA} = 1$)

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 12. 20-Bit PSA/COUNT Configuration ($\overline{OEAB} = 1$, $\overline{OEBA} = 0$)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
©BS670B – AUGUST 1996 – REVISED OCTOBER 1997

timing description

All test operations of the 'LVTH18514 and 'LVTH182514 are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 13. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 describes the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the instruction register scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed.



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514

3.3-V ABT SCAN TEST DEVICES

WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997




Figure 13. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	–0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH18514	96 mA
SN54LVTH182514 (A port or TDO)	96 mA
SN54LVTH182514 (B port)	30 mA
SN74LVTH18514	128 mA
SN74LVTH182514 (A port or TDO)	128 mA
SN74LVTH182514 (B port)	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH18514	48 mA
SN54LVTH182514 (A port or TDO)	48 mA
SN54LVTH182514 (B port)	30 mA
SN74LVTH18514	64 mA
SN74LVTH182514 (A port or TDO)	64 mA
SN74LVTH182514 (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	73°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current only flows when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH18514		SN74LVTH18514		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} [†]	Low-level output current		48		64	mA
ΔV/ΔV	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCIEVERS
 SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH18514		SN74LVTH18514		UNIT			
			MIN	TYP†	MAX	MIN		TYP†	MAX	
V_{IK}	$V_{CC} = 2.7 \text{ V}$,	$I_I = -18 \text{ mA}$			-1.2		-1.2	V		
V_{OH}	$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$,	$I_{OH} = -100 \mu\text{A}$	$V_{CC}-0.2$		$V_{CC}-0.2$			V		
	$V_{CC} = 2.7 \text{ V}$,	$I_{OH} = -3 \text{ mA}$	2.4		2.4					
	$V_{CC} = 3 \text{ V}$	$I_{OH} = -8 \text{ mA}$	2.4		2.4					
		$I_{OH} = -24 \text{ mA}$	2							
		$I_{OH} = -32 \text{ mA}$			2					
V_{OL}	$V_{CC} = 2.7 \text{ V}$	$I_{OL} = 100 \mu\text{A}$			0.2		0.2	V		
		$I_{OL} = 24 \text{ mA}$			0.5		0.5			
	$V_{CC} = 3 \text{ V}$	$I_{OL} = 16 \text{ mA}$			0.4		0.4			
		$I_{OL} = 32 \text{ mA}$			0.5		0.5			
		$I_{OL} = 48 \text{ mA}$			0.55					
		$I_{OL} = 64 \text{ mA}$					0.55			
I_I	$V_{CC} = 3.6 \text{ V}$,	$V_I = V_{CC}$ or GND	CLK, $\overline{\text{CLKEN}}$, LE, TCK		± 1		± 1	μA		
	$V_{CC} = 0$ or 3.6 V	$V_I = 5.5 \text{ V}$	OE, TDI, TMS		10		10			
		$V_I = 5.5 \text{ V}$			5		5			
	$V_{CC} = 3.6 \text{ V}$	$V_I = 0$	A or B ports‡		1		1			
		$V_I = 5.5 \text{ V}$			-25	-100	-25		-100	
		$V_I = V_{CC}$			20		20			
		$V_I = 0$			1		1			
		$V_I = 0$				-5			-5	
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					± 100	μA		
$I_{I(\text{hold})}$ §	$V_{CC} = 3 \text{ V}$	$V_I = 0.8 \text{ V}$	A or B ports		75	500	75	150	500	μA
		$V_I = 2 \text{ V}$			-75	-500	-75	-150	-500	
I_{OZH}	$V_{CC} = 3.6 \text{ V}$,	$V_O = 3 \text{ V}$	TDO		1		1	μA		
I_{OZL}	$V_{CC} = 3.6 \text{ V}$,	$V_O = 0.5 \text{ V}$	TDO		-1		-1	μA		
I_{OZPU}	$V_{CC} = 0$ to 1.5 V ,	$V_O = 0.5 \text{ V}$ or 3 V	TDO		± 50		± 50	μA		
I_{OZPD}	$V_{CC} = 1.5 \text{ V}$ to 0 ,	$V_O = 0.5 \text{ V}$ or 3 V	TDO		± 50		± 50	μA		
I_{CC}	$V_{CC} = 3.6 \text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.6	2	0.6	2	mA		
		Outputs low		19.5	27	19.5	27			
		Outputs disabled		0.6	2	0.6	2			
ΔI_{CC} ¶	$V_{CC} = 3 \text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6 \text{ V}$, Other inputs at V_{CC} or GND				0.5		0.5	mA		
C_i	$V_I = 3 \text{ V}$ or 0				4		4	pF		
C_{iO}	$V_O = 3 \text{ V}$ or 0				10		10	pF		
C_o	$V_O = 3 \text{ V}$ or 0				8		8	pF		

† All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ The parameter $I_{I(\text{hold})}$ includes the off-state output leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

		SN54LVTH18514				SN74LVTH18514				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4	5.6	4.4	5.6	4.4	5.6	4.4	5.6	ns
		LEAB or LEBA high		3	3	3	3	3	3	3	3	
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.4	2.8	2.4	2.8	2.4	2.8	2.4	2.8	ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5	0.7	1.5	0.7	1.5	0.7	1.5	0.7	
			CLK low	1.6	1.6	1.6	1.6	1.6	1.6	1.6	1.6	
		CLKEN before CLK↑		2.8	3.4	2.8	3.4	2.8	3.4	2.8	3.4	
t _h	Hold time	A after CLKAB↑		1	0.8	1	0.8	1	0.8	1	0.8	ns
		B after CLKBA↑		1.4	1.1	1.4	1.1	1.4	1.1	1.4	1.1	
		A after LEAB↓ or B after LEBA↓		3.1	3.5	3.1	3.5	3.1	3.5	3.1	3.5	
		CLKEN after CLK↑		0.7	0.2	0.7	0.2	0.7	0.2	0.7	0.2	

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

		SN54LVTH18514				SN74LVTH18514				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5	10.5	9.5	10.5	9.5	10.5	9.5	10.5	ns
t _{su}	Setup time	A, B, CLK, CLKEN, LE, or OE before TCK↑		6.5	7	6.5	7	6.5	7	6.5	7	ns
		TDI before TCK↑		2.5	3.5	2.5	3.5	2.5	3.5	2.5	3.5	
		TMS before TCK↑		2.5	3.5	2.5	3.5	2.5	3.5	2.5	3.5	
t _h	Hold time	A, B, CLK, CLKEN, LE, or OE after TCK↑		1.7	1	1.7	1	1.7	1	1.7	1	ns
		TDI after TCK↑		1.5	1	1.5	1	1.5	1	1.5	1	
		TMS after TCK↑		1.5	1	1.5	1	1.5	1	1.5	1	
t _d	Delay time	Power up to TCK↑		50	50	50	50	50	50	50	50	ns
t _r	Rise time	V _{CC} power up		1	1	1	1	1	1	1	1	μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18514				SN74LVTH18514				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80	MHz	
t _{PLH}	A or B	B or A	1.5	5.4	5.8	1.5	5.1		5.6	ns	
t _{PHL}			1.5	5.4	5.8	1.5	5.1	5.6			
t _{PLH}	CLKAB	B	1.5	6.9	7.8	1.5	5.8		6.8	ns	
t _{PHL}			1.5	6.9	7.8	1.5	5.8	6.8			
t _{PLH}	CLKBA	A	1.5	6.9	7.8	1.5	6.4		7.4	ns	
t _{PHL}			1.5	6.9	7.8	1.5	6.4	7.4			
t _{PLH}	LEAB or LEBA	B or A	2	8.7	9.5	2	8.1		8.8	ns	
t _{PHL}			2	7.1	7.4	2	6.7	7.1			
t _{PZH}	OEAB or OEBA	B or A	2	9.5	10.5	2	9.1		10	ns	
t _{PZL}			2	10	10.8	2	9.6	10.4			
t _{PHZ}	OEAB or OEBA	B or A	2.5	12	12.7	2.5	10.4		11.2	ns	
t _{PLZ}			2.5	9.6	9.9	2.5	9.1	9.5			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18514				SN74LVTH1854				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14		17	ns	
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5		6.5	ns	
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17		20	ns	
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5		6.5	ns	
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18		20	ns	
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7		8.5	ns	
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		SN54LVTH182514		SN74LVTH182514		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current	A port, TDO		-24	-32	mA
		B port		-12	-12	
I _{OL}	Low-level output current	A port, TDO		24	32	mA
		B port		12	12	
I _{OL} †	Low-level output current	A port, TDO		48	64	mA
ΔV/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCIEVERS
 SCBS670B - AUGUST 1996 - REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH182514		SN74LVTH182514		UNIT			
			MIN	TYP†	MAX	MIN		TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2		-1.2	V		
V_{OH}	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$,	$I_{OH} = -100\text{ }\mu\text{A}$	A, B, TDO	$V_{CC}-0.2$		$V_{CC}-0.2$		V		
	$V_{CC} = 2.7\text{ V}$,	$I_{OH} = -3\text{ mA}$	A port, TDO	2.4		2.4				
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$			2.4		2.4			
		$I_{OH} = -24\text{ mA}$			2					
		$I_{OH} = -32\text{ mA}$				2				
		$I_{OH} = -12\text{ mA}$	B port	2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$	A, B, TDO			0.2	0.2	V		
		$I_{OL} = 24\text{ mA}$				0.5	0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$	A port, TDO			0.4	0.4			
		$I_{OL} = 32\text{ mA}$				0.5	0.5			
		$I_{OL} = 48\text{ mA}$				0.55				
		$I_{OL} = 64\text{ mA}$					0.55			
		$I_{OL} = 12\text{ mA}$	B port			0.8	0.8			
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	CLK, CLKEN, LE, TCK			± 1	± 1	μA		
	$V_{CC} = 0$ or 3.6 V ,	$V_I = 5.5\text{ V}$				10	10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	OE, TDI, TMS			5	5			
		$V_I = V_{CC}$			1	1				
		$V_I = 0$	A or B ports‡			-25	-100		-25	-100
		$V_I = 5.5\text{ V}$			20	20				
		$V_I = V_{CC}$			1	1				
$V_I = 0$				-5	-5					
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					± 100	μA		
$I_I(\text{hold})$ §	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	500	75	150	500	μA	
		$V_I = 2\text{ V}$		-75	-500	-75	-150	-500		
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$	TDO		1		1	μA		
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$	TDO		-1		-1	μA		
I_{OZPU}	$V_{CC} = 0$ to 1.5 V ,	$V_O = 0.5\text{ V}$ or 3 V	TDO		± 50		± 50	μA		
I_{OZPD}	$V_{CC} = 1.5\text{ V}$ to 0 ,	$V_O = 0.5\text{ V}$ or 3 V	TDO		± 50		± 50	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.6	2	0.6	2	mA		
		Outputs low		19.5	27	19.5	27			
		Outputs disabled		0.6	2	0.6	2			
ΔI_{CC} ¶	$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND				0.5		0.5	mA		
C_I	$V_I = 3\text{ V}$ or 0				4		4	pF		
C_{IO}	$V_O = 3\text{ V}$ or 0				10		10	pF		
C_O	$V_O = 3\text{ V}$ or 0				8		8	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ Unused pins at V_{CC} or GND

§ The parameter $I_I(\text{hold})$ includes the off-state output leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS

SCB5670B - AUGUST 1996 - REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

		SN54LVTH182514				SN74LVTH182514				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	CLKAB or CLKBA		0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		4.4		5.6		4.4		5.6		ns
		LEAB or LEBA high		3		3		3		3		
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.8		3		2.8		3		ns
		A before LEAB↓ or B before LEBA↓	CLK high	1.5		0.7		1.5		0.7		
			CLK low	1.6		1.6		1.6		1.6		
		CLKEN before CLK↑		2.8		3.4		2.8		3.4		
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		1.4		1.1		ns
		A after LEAB↓ or B after LEBA↓		3.1		3.5		3.1		3.5		
		CLKEN after CLK↑		0.7		0.2		0.7		0.2		

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

		SN54LVTH182514				SN74LVTH182514				UNIT		
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, CLKEN, LE, or OE before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, CLKEN, LE, or OE after TCK↑		1.7		1		1.7		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS
 SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182514				SN74LVTH182514				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		80		100		80	MHz	
t _{PLH}	A	B	1.5	6.4	6.9	1.5	5.9	6.6		ns	
t _{PHL}			1.5	6.4	6.9	1.5	5.9	6.6			
t _{PLH}	B	A	1.5	5.4	5.8	1.5	5.1	5.6		ns	
t _{PHL}			1.5	5.4	5.8	1.5	5.1	5.6			
t _{PLH}	CLKAB	B	1.5	6.9	7.8	1.5	6.7	7.7		ns	
t _{PHL}			1.5	6.9	7.8	1.5	6.7	7.7			
t _{PLH}	CLKBA	A	1.5	6.9	7.8	1.5	6.4	7.4		ns	
t _{PHL}			1.5	6.9	7.8	1.5	6.4	7.4			
t _{PLH}	LEAB	B	2	8.7	9.5	2	8.2	9.2		ns	
t _{PHL}			2	7.1	7.4	2	6.7	7.1			
t _{PLH}	LEBA	A	2	8.7	9.5	2	8.1	8.8		ns	
t _{PHL}			2	7.1	7.4	2	6.7	7.1			
t _{PZH}	OEAB or OEBA	B or A	2	9.9	11.1	2	9.5	10.6		ns	
t _{PZL}	OEAB or OEBA	B or A	2	10.2	11	2	9.7	10.5			
t _{PHZ}	OEAB or OEBA	B or A	2.5	12	12.7	2.5	11.1	11.8		ns	
t _{PLZ}	OEAB or OEBA	B or A	2.5	11	11.2	2.5	9.8	10			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 14)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182514				SN74LVTH182514				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17		ns	
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20		ns	
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20		ns	
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5		ns	
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVTH18514, SN54LVTH182514, SN74LVTH18514, SN74LVTH182514
3.3-V ABT SCAN TEST DEVICES
WITH 20-BIT UNIVERSAL BUS TRANSCEIVERS


SCBS670B – AUGUST 1996 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 14. Load Circuit and Voltage Waveforms



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A 3.3-V ABT SCAN TEST DEVICES WITH 18-BIT TRANSCIEVERS AND REGISTERS

SCBS311D - MARCH 1994 - REVISED JUNE 1997

- Members of the Texas Instruments **SCOPE™** Family of Testability Products
- Members of the Texas Instruments **Widebus™** Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Include D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- B-Port Outputs of 'LVTH182646A Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Compatible With IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- **SCOPE** Instruction Set
 - IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

description

The 'LVTH18646A and 'LVTH182646A scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments (TI) SCOPE testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPE bus transceivers and registers.

Transceiver function is controlled by output-enable (\overline{OE}) and direction (DIR) inputs. When \overline{OE} is low, the transceiver is active and operates in the A-to-B direction when DIR is high or in the B-to-A direction when DIR is low. When \overline{OE} is high, both the A and B outputs are in the high-impedance state, effectively isolating both buses.

Data flow is controlled by clock (CLKAB and CLKBA) and select (SAB and SBA) inputs. Data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). The function of the CLKBA and SBA inputs mirrors that of CLKAB and SAB, respectively. Figure 1 shows the four fundamental bus-management functions that can be performed with the 'LVTH18646A and 'LVTH182646A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE and Widebus are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

description (continued)


In the test mode, the normal operation of the SCOPE bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.


The B-port outputs of LVTH182646A, which are designed to source or sink up to 12 mA, include equivalent 25-Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18646 and SN54LVTH182646A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVTH18646A and SN74LVTH182646A are characterized for operation from -40°C to 85°C.



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

SN74LVTH18646A, SN74LVTH182646A . . . PM PACKAGE
(TOP VIEW)



FUNCTION TABLE
(normal mode, each 9-bit section)

INPUTS						DATA I/O		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1–A9	B1–B9	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	L	L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	X	X	H	Output	Input disabled	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	X	X	H	X	Input disabled	Output	Stored A data to B bus

† The data-output functions can be enabled or disabled by various signals at \overline{OE} and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997





Figure 1. Bus-Management Functions

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS
SCBS311D - MARCH 1994 - REVISED JUNE 1997

functional block diagram



Pin numbers shown are for the PM package.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
1DIR, 2DIR	Normal-function direction controls. See function table for normal-mode logic.
GND	Ground
$\overline{1OE}$, $\overline{2OE}$	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
1SAB, 1SBA, 2SAB, 2SBA	Normal-function select controls. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage



test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 2 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram illustrates the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As illustrated, the device contains an 8-bit instruction register and four test-data registers: a 52-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.




Figure 2. TAP-Controller State Diagram

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

state diagram description

The TAP controller is a synchronous finite state machine that provides test control signals throughout the device. The state diagram shown in Figure 2 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18646A and 'LVTH182646A, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 51–48 in the boundary-scan register are reset to logic 0, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at high-impedance state). Reset values of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.



Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the LVTH18646A and LVTH182646A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction-register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial-shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18646A and 'LVTH182646A. The even-parity feature specified for SCOPE devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 3.




Figure 3. Instruction Register Order of Scan



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

data register description

boundary-scan register

The boundary-scan register (BSR) is 52 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin, one BSC for each normal-function I/O pin (one single cell for both input data and output data), and one BSC for each of the internally decoded output-enable signals (1OEA, 2OEA, 1OEB, 2OEB). The BSR is used 1) to store test data that is to be applied externally to the device output pins, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle, as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 51–48 are reset to logic 0, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at high-impedance state). Reset values of other BSCs should be considered indeterminate.

When external data is to be captured, the BSCs for signals 1OEA, 2OEA, 1OEB, and 2OEB capture logic values determined by the following positive-logic equations:

$$1OEA = \overline{1OE} \cdot \overline{1DIR}, \quad 2OEA = \overline{2OE} \cdot \overline{2DIR}, \quad 1OEB = \overline{1OE} \cdot DIR, \quad 2OEB = \overline{2OE} \cdot DIR$$

When data is to be applied externally, these BSCs control the drive state (active or high impedance) of their respective outputs.

The BSR order of scan is from TDI through bits 51–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
51	2OEB	35	2A9-I/O	17	2B9-I/O
50	1OEB	34	2A8-I/O	16	2B8-I/O
49	2OEA	33	2A7-I/O	15	2B7-I/O
48	1OEA	32	2A6-I/O	14	2B6-I/O
47	2DIR	31	2A5-I/O	13	2B5-I/O
46	1DIR	30	2A4-I/O	12	2B4-I/O
45	$\overline{2OE}$	29	2A3-I/O	11	2B3-I/O
44	$\overline{1OE}$	28	2A2-I/O	10	2B2-I/O
43	2CLKAB	27	2A1-I/O	9	2B1-I/O
42	1CLKAB	26	1A9-I/O	8	1B9-I/O
41	2CLKBA	25	1A8-I/O	7	1B8-I/O
40	1CLKBA	24	1A7-I/O	6	1B7-I/O
39	2SAB	23	1A6-I/O	5	1B6-I/O
38	1SAB	22	1A5-I/O	4	1B5-I/O
37	2SBA	21	1A4-I/O	3	1B4-I/O
36	1SBA	20	1A3-I/O	2	1B3-I/O
—	—	19	1A2-I/O	1	1B2-I/O
—	—	18	1A1-I/O	0	1B1-I/O



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the RUNT instruction to implement additional test operations not included in the basic SCOPE instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The boundary-control register order of scan is shown in Figure 4.




Figure 4. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 5.



Figure 5. Bypass Register Order of Scan

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18646A, the binary value 001000000000001111000000101111 (2001E02F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as TI SN54/74LVTH18646A.

For the 'LVTH182646A, the binary value 00100000000000100011000000101111 (2002302F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as TI SN54/74LVTH182646A.

The device-identification register order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the device identification register bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS‡	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE instruction that is not supported in the LVTH18646 or LVTH182646.

boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 51–48 of the BSR). When a given output enable is active (logic 1), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The device identification register is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to I/O

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and thereby applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel-signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

While the control input BSCs (bits 51–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 51–48 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (that is, 1OEA ≠ 1OEB and 2OEA ≠ 2OEB) and in the same direction of data flow (that is, 1OEA = 2OEA and 1OEB = 2OEB). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D - MARCH 1994 - REVISED JUNE 1997

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 6 and 7 illustrate the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 6. 36-Bit PRPG Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIVERS AND REGISTERS

SCBS311D - MARCH 1994 - REVISED JUNE 1997




Figure 7. 36-Bit PRPG Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D – MARCH 1994 – REVISED JUNE 1997

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 8 and 9 illustrate the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 8. 36-Bit PSA Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS
 SCBS311D – MARCH 1994 – REVISED JUNE 1997




Figure 9. 36-Bit PSA Configuration (1OEA = 2OEA = 1, 1OEB = 2OEB = 0)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D - MARCH 1994 - REVISED JUNE 1997

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 10 and 11 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 10. 18-Bit PSA/PRPG Configuration (1OEA = 2OEA = 0, 1OEB = 2OEB = 1)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS311D – MARCH 1994 – REVISED JUNE 1997




Figure 11. 18-Bit PSA/PRPG Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS311D - MARCH 1994 - REVISED JUNE 1997

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 12 and 13 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 12. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 0, 10EB = 20EB = 1)

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997




Figure 13. 18-Bit PSA/COUNT Configuration (10EA = 20EA = 1, 10EB = 20EB = 0)

timing description

All test operations of the 'LVTH18646A and 'LVTH182646A are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 2) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 14. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states as necessary to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 explains the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed



SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997




Figure 14. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O : SN54LVTH18646A	96 mA
SN54LVTH182646A (A port or TDO)	96 mA
SN54LVTH182646A (B port)	30 mA
SN74LVTH18646A	128 mA
SN74LVTH182646A (A port or TDO)	128 mA
SN74LVTH182646A (B port)	30 mA
Current into any output in the high state, I_O (see Note 2): SN54LVTH18646A	48 mA
SN54LVTH182646A (A port or TDO)	48 mA
SN54LVTH182646A (B port)	30 mA
SN74LVTH18646A	64 mA
SN74LVTH182646A (A port or TDO)	64 mA
SN74LVTH182646A (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): PM package	67°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D - MARCH 1994 - REVISED JUNE 1997

recommended operating conditions

		SN54LVTH18646A		SN74LVTH18646A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage				0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} †	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled			10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS311D – MARCH 1994 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54LVTH18646A			SN74LVTH18646A			UNIT		
		MIN	TYP†	MAX	MIN	TYP†	MAX			
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$			-1.2			-1.2	V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$	$V_{CC}-0.2$			$V_{CC}-0.2$			V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -3\text{ mA}$	2.4			2.4					
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$	2.4			2.4				
		$I_{OH} = -24\text{ mA}$	2							
	$I_{OH} = -32\text{ mA}$				2					
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$			0.2		0.2	V		
		$I_{OL} = 24\text{ mA}$			0.5		0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$			0.4		0.4			
		$I_{OL} = 32\text{ mA}$			0.5		0.5			
		$I_{OL} = 48\text{ mA}$			0.55					
		$I_{OL} = 64\text{ mA}$					0.55			
I_I	CLK, DIR, S, TCK	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND			± 1		± 1	μA		
		$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$			10		10			
	$\overline{\text{OE}}$, TDI, TMS	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$			50			50	
			$V_I = V_{CC}$			1			1	
			$V_I = 0$	-25	-100	-25	-100			
	A or B ports§	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$			20			20	
			$V_I = V_{CC}$			1			1	
			$V_I = 0$			-5			-5	
I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V						± 100	μA		
$I_{I(\text{hold})}^\parallel$	A or B ports	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75	150	500	75	150	500	μA
			$V_I = 2\text{ V}$	-75	-150	-500	-75	-150	-500	
I_{OZH}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$			1		1	μA		
I_{OZL}	TDO	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$			-1		-1	μA		
I_{OZPU}	TDO	$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V}$ or 3 V			± 50		± 50	μA		
I_{OZPD}	TDO	$V_{CC} = 1.5\text{ V}$ to 0 , $V_O = 0.5\text{ V}$ or 3 V			± 50		± 50	μA		
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.6	2	0.6	2	mA		
		Outputs low		20	24	20	24			
		Outputs disabled		0.6	2	0.6	2			
$\Delta I_{CC}^\#$		$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.5		0.5	mA		
C_i		$V_I = 3\text{ V}$ or 0			4		4	pF		
C_{io}		$V_O = 3\text{ V}$ or 0			10		10	pF		
C_o		$V_O = 3\text{ V}$ or 0			8		8	pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter $I_{I(\text{hold})}$ includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D - MARCH 1994 - REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

			SN54LVTH18646A				SN74LVTH18646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA	0	120	0	100	0	120	0	100	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low	3.8		5		3.8		5		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	2.9		3.1		2.9		3.1		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	0.8		0.2		0.8		0.2		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

			SN54LVTH18646A				SN74LVTH18646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK	0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, DIR, \overline{OE} or S before TCK↑	6.5		7		6.5		7		ns
		TDI before TCK↑	2.5		3.5		2.5		3.5		
		TMS before TCK↑	2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, DIR, \overline{OE} or S after TCK↑	1.5		1		1.5		1		ns
		TDI after TCK↑	1.5		1		1.5		1		
		TMS after TCK↑	1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑	50		50		50		50		ns
t _r	Rise time	V _{CC} power up	1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

6-167

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18646A				SN74LVTH18646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		120		100		120		100	MHz	
t _{PLH}	A or B	B or A	1.5	5		5.4	1.5	4.7		5.2	
t _{PHL}			1.5	5		5.4	1.5	4.7		5.2	
t _{PLH}	CLKAB or CLKBA	B or A	1.5	6.9		7.5	1.5	6.5		7.1	
t _{PHL}			1.5	6.9		7.5	1.5	6.5		7.1	
t _{PLH}	SAB or SBA	B or A	1.5	7.9		8.7	1.5	7.5		8.4	
t _{PHL}			1.5	7.9		8.7	1.5	7.5		8.4	
t _{PZH}	DIR	B or A	1.5	8.2		9.2	1.5	7.8		8.6	
t _{PZL}			1.5	8.2		9.2	1.5	7.8		8.6	
t _{PZH}	\overline{OE}	B or A	1.5	8.6		9.5	1.5	8.1		9	
t _{PZL}			1.5	8.6		9.5	1.5	8.1		9	
t _{PHZ}	DIR	B or A	2.5	10.5		11.3	2.5	9.7		10.6	
t _{PLZ}			2.5	9		10.1	2.5	8.6		9.3	
t _{PHZ}	\overline{OE}	B or A	3	11.1		11.9	3	10.4		11.1	
t _{PLZ}			3	9.8		10.5	3	9.1		9.7	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18646A				SN74LVTH18646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15		18	2.5	14		17	
t _{PHL}			2.5	15		18	2.5	14		17	
t _{PLH}	TCK↓	TDO	1	6		7	1	5.5		6.5	
t _{PHL}			1.5	7		8	1.5	6.5		7.5	
t _{PZH}	TCK↓	A or B	4	18		21	4	17		20	
t _{PZL}			4	18		21	4	17		20	
t _{PZH}	TCK↓	TDO	1	6		7	1	5.5		6.5	
t _{PZL}			1.5	6		7	1.5	5.5		6.5	
t _{PHZ}	TCK↓	A or B	4	19		21	4	18		20	
t _{PLZ}			4	18		19.5	4	17		18.5	
t _{PHZ}	TCK↓	TDO	1.5	7.5		9	1.5	7		8.5	
t _{PLZ}			1.5	7.5		8.5	1.5	7		8	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

recommended operating conditions

		SN54LVTH182646A		SN74LVTH182646A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current	A port, TDO				mA
		B port		-24	-32	
I _{OL}	Low-level output current	A port, TDO				mA
		B port		24	32	
I _{OL} [†]	Low-level output current	A port, TDO		48	64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

† Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH182646A			SN74LVTH182646A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$	-1.2			-1.2			V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$,	$I_{OH} = -100\text{ }\mu\text{A}$	A port, TDO	$V_{CC} - 0.2$		$V_{CC} - 0.2$		V	
				2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$		2.4		2.4			
		$I_{OH} = -24\text{ mA}$		2		2			
		$I_{OH} = -32\text{ mA}$		2		2			
	$I_{OH} = -12\text{ mA}$	B port		2		2			
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\text{ }\mu\text{A}$			0.2		0.2		V
		$I_{OL} = 24\text{ mA}$			0.5		0.5		
		$I_{OL} = 16\text{ mA}$			0.4		0.4		
	$V_{CC} = 3\text{ V}$	$I_{OL} = 32\text{ mA}$			0.5		0.5		
		$I_{OL} = 48\text{ mA}$			0.55		0.55		
		$I_{OL} = 64\text{ mA}$			0.55		0.55		
		$I_{OL} = 12\text{ mA}$	B port		0.8		0.8		
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	CLK, DIR,	± 1		± 1		μA	
	$V_{CC} = 0$ or MAX^\ddagger ,	$V_I = 5.5\text{ V}$	S, TCK	10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$	$\overline{\text{OE}}$, TDI,	50		50			
		$V_I = V_{CC}$	TMS	1		1			
		$V_I = 0$		-25		-100			
		$V_I = 5.5\text{ V}$		20		20			
		$V_I = V_{CC}$	A or B ports§	1		1			
		$V_I = 0$		-5		-5			
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V			± 100		μA		
$I_{I(\text{hold})}^\parallel$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	75 150 500		75 150 500		μA		
		$V_I = 2\text{ V}$	-75 -150 -500		-75 -150 -500				
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$	TDO	1		1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$	TDO	-1		-1		μA	
I_{OZPU}	$V_{CC} = 0$ to 1.5 V ,	$V_O = 0.5\text{ V}$ or 3 V	TDO	± 50		± 50		μA	
I_{OZPD}	$V_{CC} = 1.5\text{ V}$ to 0 ,	$V_O = 0.5\text{ V}$ or 3 V	TDO	± 50		± 50		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high	0.6 2		0.6 2		mA		
		Outputs low	20 24		20 24				
		Outputs disabled	0.6 2		0.6 2				
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.5		0.5		mA		
C_i	$V_I = 3\text{ V}$ or 0		4		4		pF		
C_{iO}	$V_O = 3\text{ V}$ or 0		10		10		pF		
C_o	$V_O = 3\text{ V}$ or 0		8		8		pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter $I_{I(\text{hold})}$ includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

			SN54LVTH182646A				SN74LVTH182646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{clock}	Clock frequency	CLKAB or CLKBA	0	120	0	100	0	120	0	100	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low	3.8		5		3.8		5		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑	2.9		3.1		2.9		3.1		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑	0.8		0.2		0.8		0.2		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

			SN54LVTH182646A				SN74LVTH182646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{clock}	Clock frequency	TCK	0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, DIR, \overline{OE} or S before TCK↑	6.5		7		6.5		7		ns
		TDI before TCK↑	2.5		3.5		2.5		3.5		
		TMS before TCK↑	2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, DIR, \overline{OE} or S after TCK↑	1.5		1		1.5		1		ns
		TDI after TCK↑	1.5		1		1.5		1		
		TMS after TCK↑	1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑	50		50		50		50		ns
t _r	Rise time	V _{CC} power up	1		1		1		1		μs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182646A				SN74LVTH182646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		120		100		120		100		MHz
t _{PLH}	B	A	1.5	5	5.4	1.5	4.7	5.2		ns	
t _{PHL}			1.5	5	5.4	1.5	4.7	5.2			
t _{PLH}	A	B	1.5	5.9	6.5	1.5	5.6	6.2		ns	
t _{PHL}			1.5	5.9	6.5	1.5	5.6	6.2			
t _{PLH}	CLKBA	A	1.5	6.9	7.5	1.5	6.5	7.1		ns	
t _{PHL}			1.5	6.9	7.5	1.5	6.5	7.1			
t _{PLH}	CLKAB	B	1.5	7.8	8.7	1.5	7.3	8.2		ns	
t _{PHL}			1.5	7.8	8.7	1.5	7.3	8.2			
t _{PLH}	SBA	A	1.5	7.9	8.7	1.5	7.5	8.4		ns	
t _{PHL}			1.5	7.9	8.7	1.5	7.5	8.4			
t _{PLH}	SAB	B	1.5	8.5	9.2	1.5	8	8.8		ns	
t _{PHL}			1.5	8.5	9.2	1.5	8	8.8			
t _{PZH}	DIR	B or A	1.5	8.7	9.4	1.5	8.1	8.8		ns	
t _{PZL}			1.5	8.7	9.4	1.5	8.1	8.8			
t _{PZH}	\overline{OE}	B or A	1.5	9.1	10.1	1.5	8.6	9.4		ns	
t _{PZL}			1.5	9.1	10.1	1.5	8.6	9.4			
t _{PHZ}	DIR	B or A	2.5	10.5	11.3	2.5	9.7	10.6		ns	
t _{PLZ}			2.5	9	10.1	2.5	8.6	9.3			
t _{PHZ}	\overline{OE}	B or A	3	11.1	11.9	3	10.4	11.1		ns	
t _{PLZ}			3	9.8	10.5	3	9.1	9.7			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182646A				SN74LVTH182646A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17		ns	
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20		ns	
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5		ns	
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20		ns	
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5		ns	
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54LVTH18646A, SN54LVTH182646A, SN74LVTH18646A, SN74LVTH182646A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS311D – MARCH 1994 – REVISED JUNE 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - The outputs are measured one at a time with one transition per measurement.

Figure 15. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS
SCBS312C - MARCH 1994 - REVISED JUNE 1997

- Members of the Texas Instruments *SCOPE*™ Family of Testability Products
- Members of the Texas Instruments *Widebus*™ Family
- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Include D-Type Flip-Flops and Control Circuitry to Provide Multiplexed Transmission of Stored and Real-Time Data
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- B-Port Outputs of 'LVTH182652A Devices Have Equivalent 25- Ω Series Resistors, So No External Resistors Are Required
- Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
- *SCOPE* Instruction Set
 - IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
 - Parallel-Signature Analysis at Inputs
 - Pseudo-Random Pattern Generation From Outputs
 - Sample Inputs/Toggle Outputs
 - Binary Count From Outputs
 - Device Identification
 - Even-Parity Opcodes
- Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

description

The 'LVTH18652A and 'LVTH182652A scan test devices with 18-bit bus transceivers and registers are members of the Texas Instruments (TI) *SCOPE* testability integrated-circuit family. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, these devices are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, these devices are 18-bit bus transceivers and registers that allow for multiplexed transmission of data directly from the input bus or from the internal registers. They can be used either as two 9-bit transceivers or one 18-bit transceiver. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the *SCOPE* bus transceivers and registers.

Data flow in each direction is controlled by clock (CLKAB and CLKBA), select (SAB and SBA), and output-enable (OEAB and OEBA) inputs. For A-to-B data flow, data on the A bus is clocked into the associated registers on the low-to-high transition of CLKAB. When SAB is low, real-time A data is selected for presentation to the B bus (transparent mode). When SAB is high, stored A data is selected for presentation to the B bus (registered mode). When OEAB is high, the B outputs are active. When OEAB is low, the B outputs are in the high-impedance state.

Control for B-to-A data flow is similar to that for A-to-B data flow but uses CLKBA, SBA, and OEBA inputs. Since the OEBA input is active-low, the A outputs are active when OEBA is low and are in the high-impedance state when OEBA is high. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVTH18652A and 'LVTH182652A.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCOPE and *Widebus* are trademarks of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

6-175

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

description (continued)

In the test mode, the normal operation of the SCOPE bus transceivers and registers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Std 1149.1-1990.


Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The B-port outputs of LVTH182652A, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

The SN54LVTH18652A and SN54LVTH182652A are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVTH18652A and SN74LVTH182652A are characterized for operation from -40°C to 85°C .

SN54LVTH18652A, SN54LVTH182652A . . . HV PACKAGE
(TOP VIEW)




NC – No internal connection



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

SN74LVTH18652A, SN74LVTH182652A . . . PM PACKAGE
(TOP VIEW)



FUNCTION TABLE
(normal mode, each 9-bit section)

INPUTS						DATA I/O		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A9	B1–B9	
L	H	L	L	X	X	Input disabled	Input disabled	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	L	X	X	Input	Unspecified†	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	L	↑	X	X	Unspecified†	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	X	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	X	X	H	X	Input	Output	Stored A data to B bus
H	L	X	X	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L: clocks can occur simultaneously.

Select control = H: clocks must be staggered to load both registers.

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997





Figure 1. Bus-Management Functions

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C - MARCH 1994 - REVISED JUNE 1997

functional block diagram



Pin numbers shown are for the PM package.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1OEAB, 2OEAB	Normal-function active-high output enables. See function table for normal-mode logic. An internal pulldown at each terminal forces the terminal to a low level if left unconnected.
$\overline{1OEBA}$, $\overline{2OEBA}$	Normal-function active-low output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
1SAB, 1SBA, 2SAB, 2SBA	Normal-function select controls. See function table for normal-mode logic.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous TCK. Data is captured on the rising edge of TCK and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
V _{CC}	Supply voltage



test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 2 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary-scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and four test-data registers: a 48-bit boundary-scan register, a 3-bit boundary-control register, a 1-bit bypass register, and a 32-bit device-identification register.




Figure 2. TAP-Controller State Diagram

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A

3.3-V ABT SCAN TEST DEVICES

WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

state diagram description

The TAP controller is a synchronous finite state machine that provides test control signals throughout the device. The state diagram shown in Figure 2 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is defined as a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers can also be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the 'LVTH18652A and 'LVTH182652A, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–46 in the boundary-scan register are reset to logic 0 while bits 45–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., such that if test mode were invoked the outputs would be at high-impedance state). Reset values of other bits in the boundary-scan register should be considered indeterminate. The boundary-control register is reset to the binary value 010, which selects the PSA test operation.

Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.

Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the 'LVTH18652A and 'LVTH182652A, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial-shift register with a shadow latch on each bit. The bypass and device identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.

instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the four data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the 'LVTH18652A and 'LVTH182652A. The even-parity feature specified for SCOPE devices is supported in this device. Bit 7 of the instruction opcode is the parity bit. Any instructions that are defined for SCOPE devices but are not supported by this device default to BYPASS.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 3.




Figure 3. Instruction Register Order of Scan



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

data register description

boundary-scan register

The boundary-scan register (BSR) is 48 bits long. It contains one boundary-scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used 1) to store test data that is to be applied externally to the device output pins, and/or 2) to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle, as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–46 are reset to logic 0 while BSCs 45–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

Table 1. Boundary-Scan Register Configuration

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	2OEAB	35	2A9-I/O	17	2B9-I/O
46	1OEAB	34	2A8-I/O	16	2B8-I/O
45	2OEBA	33	2A7-I/O	15	2B7-I/O
44	1OEBA	32	2A6-I/O	14	2B6-I/O
43	2CLKAB	31	2A5-I/O	13	2B5-I/O
42	1CLKAB	30	2A4-I/O	12	2B4-I/O
41	2CLKBA	29	2A3-I/O	11	2B3-I/O
40	1CLKBA	28	2A2-I/O	10	2B2-I/O
39	2SAB	27	2A1-I/O	9	2B1-I/O
38	1SAB	26	1A9-I/O	8	1B9-I/O
37	2SBA	25	1A8-I/O	7	1B8-I/O
36	1SBA	24	1A7-I/O	6	1B7-I/O
—	—	23	1A6-I/O	5	1B6-I/O
—	—	22	1A5-I/O	4	1B5-I/O
—	—	21	1A4-I/O	3	1B4-I/O
—	—	20	1A3-I/O	2	1B3-I/O
—	—	19	1A2-I/O	1	1B2-I/O
—	—	18	1A1-I/O	0	1B1-I/O



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C - MARCH 1994 - REVISED JUNE 1997

boundary-control register

The boundary-control register (BCR) is three bits long. The BCR is used in the context of the RUNT instruction to implement additional test operations not included in the basic SCOPE instruction set. Such operations include PRPG, PSA, and binary count up (COUNT). Table 4 shows the test operations that are decoded by the BCR.

During Capture-DR, the contents of the BCR are not changed. At power up or in Test-Logic-Reset, the BCR is reset to the binary value 010, which selects the PSA test operation. The BCR order of scan is shown in Figure 4.




Figure 4. Boundary-Control Register Order of Scan

bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 5.




Figure 5. Bypass Register Order of Scan

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the 'LVTH18652A, the binary value 0010000000000011111000000101111 (2001F02F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as TI SN54/74LVTH18652A.

For the 'LVTH182652A, the binary value 001000000000010010000000101111 (2002402F, hex) is captured (during Capture-DR state) in the device-identification register to identify this device as TI SN54/74LVTH182652A.

The device-identification register order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the device-identification register bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10†
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07†
—	—	23	PARTNUMBER11	7	MANUFACTURER06†
—	—	22	PARTNUMBER10	6	MANUFACTURER05†
—	—	21	PARTNUMBER09	5	MANUFACTURER04†
—	—	20	PARTNUMBER08	4	MANUFACTURER03†
—	—	19	PARTNUMBER07	3	MANUFACTURER02†
—	—	18	PARTNUMBER06	2	MANUFACTURER01†
—	—	17	PARTNUMBER05	1	MANUFACTURER00†
—	—	16	PARTNUMBER04	0	LOGIC1†
—	—	15	PARTNUMBER03	—	—
—	—	14	PARTNUMBER02	—	—
—	—	13	PARTNUMBER01	—	—
—	—	12	PARTNUMBER00	—	—

† Note that for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS312C – MARCH 1994 – REVISED JUNE 1997

instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

Table 3. Instruction-Register Opcodes

BINARY CODE† BIT 7 → BIT 0 MSB → LSB	SCOPE OPCODE	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000011	BYPASS‡	Bypass scan	Bypass	Normal
10000100	BYPASS‡	Bypass scan	Bypass	Normal
00000101	BYPASS‡	Bypass scan	Bypass	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
10001000	BYPASS‡	Bypass scan	Bypass	Normal
00001001	RUNT	Boundary run test	Bypass	Test
00001010	READBN	Boundary read	Boundary scan	Normal
10001011	READBT	Boundary read	Boundary scan	Test
00001100	CELLTST	Boundary self test	Boundary scan	Normal
10001101	TOPHIP	Boundary toggle outputs	Bypass	Test
10001110	SCANCN	Boundary-control register scan	Boundary control	Normal
00001111	SCANCT	Boundary-control register scan	Boundary control	Test
All others	BYPASS	Bypass scan	Bypass	Normal

† Bit 7 is used to maintain even parity in the 8-bit instruction.

‡ The BYPASS instruction is executed in lieu of a SCOPE instruction that is not supported in the 'LVTH18652 or 'LVTH182652.

boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–44 of the BSR). When a given output enable is active (logic 0 for \overline{OEBA} , logic 1 for OEAB), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The device identification register is selected in the scan path. The device operates in the normal mode.

sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.

control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

control boundary to I/O

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

boundary-run test

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the test mode. The test operation specified in the BCR is executed during Run-Test/Idle. The five test operations decoded by the BCR are: sample inputs/toggle outputs (TOPSIP), PRPG, PSA, simultaneous PSA and PRPG (PSA/PRPG), and simultaneous PSA and binary count up (PSA/COUNT).

boundary read

The BSR is selected in the scan path. The value in the BSR remains unchanged during Capture-DR. This instruction is useful for inspecting data after a PSA operation.

boundary self test

The BSR is selected in the scan path. All BSCs capture the inverse of their current values during Capture-DR. In this way, the contents of the shadow latches can be read out to verify the integrity of both shift-register and shadow-latch elements of the BSR. The device operates in the normal mode.

boundary toggle outputs

The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK in Run-Test/Idle and is then updated in the shadow latches and applied to the associated device I/O pins on each falling edge of TCK in Run-Test/Idle. Data in the input-mode BSCs remains constant. Data appearing at the device input or I/O pins is not captured in the input-mode BSCs. The device operates in the test mode.

boundary-control-register scan

The BCR is selected in the scan path. The value in the BCR remains unchanged during Capture-DR. This operation must be performed before a boundary-run test operation to specify which test operation is to be executed.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS312C – MARCH 1994 – REVISED JUNE 1997

boundary-control-register opcode description

The BCR opcodes are decoded from BCR bits 2–0 as shown in Table 4. The selected test operation is performed while the RUNT instruction is executed in the Run-Test/Idle state. The following descriptions detail the operation of each BCR instruction and illustrate the associated PSA and PRPG algorithms.

Table 4. Boundary-Control Register Opcodes

BINARY CODE BIT 2 → BIT 0 MSB → LSB	DESCRIPTION
X00	Sample inputs/toggle outputs (TOPSIP)
X01	Pseudo-random pattern generation/36-bit mode (PRPG)
X10	Parallel-signature analysis/36-bit mode (PSA)
011	Simultaneous PSA and PRPG/18-bit mode (PSA/PRPG)
111	Simultaneous PSA and binary count up/18-bit mode (PSA/COUNT)

While the control input BSCs (bits 47–36) are not included in the toggle, PSA, PRPG, or COUNT algorithms, the output-enable BSCs (bits 47–44 of the BSR) control the drive state (active or high impedance) of the selected device output pins. These BCR instructions are only valid when both bytes of the device are operating in one direction of data flow (that is, $1OEAB = 1\overline{OEBA}$ and $2OEAB = 2\overline{OEBA}$) and in the same direction of data flow (that is, $1OEAB = 2OEAB$ and $1\overline{OEBA} = 2\overline{OEBA}$). Otherwise, the bypass instruction is operated.

sample inputs/toggle outputs (TOPSIP)

Data appearing at the selected device input-mode I/O pins is captured in the shift-register elements of the associated BSCs on each rising edge of TCK. Data in the shift-register elements of the selected output-mode BSCs is toggled on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK.



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C - MARCH 1994 - REVISED JUNE 1997

pseudo-random pattern generation (PRPG)

A pseudo-random pattern is generated in the shift-register elements of the selected BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device output-mode I/O pins on each falling edge of TCK. Figures 6 and 7 illustrate the 36-bit linear-feedback shift-register algorithms through which the patterns are generated. An initial seed value should be scanned into the BSR prior to performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 6. 36-Bit PRPG Configuration (10EAB = 20EAB = 1, 10EBA = 20EBA = 1)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C - MARCH 1994 - REVISED JUNE 1997




Figure 7. 36-Bit PRPG Configuration (1OEAB = 2OEAB = 0, $\overline{1OEBA} = \overline{2OEBA} = 0$)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C - MARCH 1994 - REVISED JUNE 1997

parallel-signature analysis (PSA)

Data appearing at the selected device input-mode I/O pins is compressed into a 36-bit parallel signature in the shift-register elements of the selected BSCs on each rising edge of TCK. Data in the shadow latches of the selected output-mode BSCs remains constant and is applied to the associated device I/O pins. Figures 8 and 9 illustrate the 36-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 8. 36-Bit PSA Configuration (10EAB = 20EAB = 1, 10EBA = 20EBA = 1)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
 3.3-V ABT SCAN TEST DEVICES
 WITH 18-BIT TRANSCIEVERS AND REGISTERS
 SCBS312C - MARCH 1994 - REVISED JUNE 1997




Figure 9. 36-Bit PSA Configuration (1OEAB = 2OEAB = 0, 1OEBA = 2OEBA = 0)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

simultaneous PSA and PRPG (PSA/PRPG)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit pseudo-random pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 10 and 11 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature and patterns are generated. An initial seed value should be scanned into the BSR before performing this operation. A seed value of all zeroes does not produce additional patterns.




Figure 10. 18-Bit PSA/PRPG Configuration (10EAB = 20EAB = 1, 10EBA = 20EBA = 1)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS
 SCBS312C - MARCH 1994 - REVISED JUNE 1997




Figure 11. 18-Bit PSA/PRPG Configuration (1OEAB = 2OEAB = 0, 1OEBĀ = 2OEBĀ = 0)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C - MARCH 1994 - REVISED JUNE 1997

simultaneous PSA and binary count up (PSA/COUNT)

Data appearing at the selected device input-mode I/O pins is compressed into an 18-bit parallel signature in the shift-register elements of the selected input-mode BSCs on each rising edge of TCK. At the same time, an 18-bit binary count-up pattern is generated in the shift-register elements of the selected output-mode BSCs on each rising edge of TCK, updated in the shadow latches, and applied to the associated device I/O pins on each falling edge of TCK. Figures 12 and 13 illustrate the 18-bit linear-feedback shift-register algorithms through which the signature is generated. An initial seed value should be scanned into the BSR before performing this operation.




Figure 12. 18-Bit PSA/COUNT Configuration (1OEAB = 2OEAB = 1, 1OEBA = 2OEBA = 1)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C MARCH 1994 REVISED JUNE 1997




Figure 13. 18-Bit PSA/COUNT Configuration ($1\overline{0EAB} = 2\overline{0EAB} = 0$, $1\overline{0EBA} = 2\overline{0EBA} = 0$)

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

timing description

All test operations of the 'LVTH18652A and 'LVTH182652A are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 2) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 14. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states as necessary to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller is then returned to the Test-Logic-Reset state. Table 5 explains the operation of the test circuitry during each TCK cycle.

Table 5. Explanation of Timing Example

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic 0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is serially scanned into the IR. At the same time, the 8-bit binary value 10000001 is serially scanned out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic 0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	In general, the selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed



SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS312C – MARCH 1994 – REVISED JUNE 1997




Figure 14. Timing Example

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Current into any output in the low state, I_O :	
SN54LVTH18652A	96 mA
SN54LVTH182652A (A port or TDO)	96 mA
SN54LVTH182652A (B port)	30 mA
SN74LVTH18652A	128 mA
SN74LVTH182652A (A port or TDO)	128 mA
SN74LVTH182652A (B port)	30 mA
Current into any output in the high state, I_O (see Note 2):	
SN54LVTH18652A	48 mA
SN54LVTH182652A (A port or TDO)	48 mA
SN54LVTH182652A (B port)	30 mA
SN74LVTH18652A	64 mA
SN74LVTH182652A (A port or TDO)	64 mA
SN74LVTH182652A (B port)	30 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Package thermal impedance, θ_{JA} (see Note 3): PM package	67°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

recommended operating conditions

		SN54LVTH18652A		SN74LVTH18652A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
V _I	Input voltage		5.5		5.5	V
I _{OH}	High-level output current		-24		-32	mA
I _{OL}	Low-level output current		24		32	mA
I _{OL} [†]	Low-level output current		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10	10	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

[†] Current duty cycle ≤ 50%, f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
 SCBS312C – MARCH 1994 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH18652A			SN74LVTH18652A			UNIT		
			MIN	TYP†	MAX	MIN	TYP†	MAX			
V_{IK}	$V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$				-1.2			-1.2	V		
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		$V_{CC} - 0.2$			$V_{CC} - 0.2$			V		
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -3\text{ mA}$		2.4			2.4					
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$	2.4			2.4					
		$I_{OH} = -24\text{ mA}$	2								
V_{OL}	$V_{CC} = 2.7\text{ V}$		$I_{OL} = 100\ \mu\text{A}$		0.2			0.2	V		
			$I_{OL} = 24\text{ mA}$		0.5			0.5			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 16\text{ mA}$		0.4			0.4				
		$I_{OL} = 32\text{ mA}$		0.5			0.5				
		$I_{OL} = 48\text{ mA}$		0.55							
		$I_{OL} = 64\text{ mA}$					0.55				
I_I	$V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND		CLK, S, TCK		±1			±1	μA		
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$				10			10			
	$V_{CC} = 3.6\text{ V}$	OEBA, TDI, TMS	$V_I = 5.5\text{ V}$	50			50				
			$V_I = V_{CC}$	1			1				
			$V_I = 0$	-25	-100	-25	-100				
			$V_I = 5.5\text{ V}$	25	150	25	150				
		OEAB	$V_I = V_{CC}$	25	100	25	100				
			$V_I = 0$	-5			-5				
			$V_I = 5.5\text{ V}$	20			20				
			$V_I = V_{CC}$	1			1				
			A or B ports§		-5			-5			
	I_{off}	$V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V					±100			μA	
$I_I(\text{hold})^\parallel$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports		75	150	500	75	150	500	μA
		$V_I = 2\text{ V}$			-75	-150	-500	-75	-150	-500	
I_{OZH}	$V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$	TDO		1			1			μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$	TDO		-1			-1			μA	
I_{OZPU}	$V_{CC} = 0$ to 1.5 V , $V_O = 0.5\text{ V}$ or 3 V	TDO		±50			±50			μA	
I_{OZPD}	$V_{CC} = 1.5\text{ V}$ to 0 , $V_O = 0.5\text{ V}$ or 3 V	TDO		±50			±50			μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND		Outputs high		0.6	2	0.6	2	mA		
			Outputs low		18.5	24	18.5	24			
			Outputs disabled		0.6	2	0.6	2			
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND		0.5			0.5			mA		
C_I	$V_I = 3\text{ V}$ or 0		4			4			pF		
C_{iO}	$V_O = 3\text{ V}$ or 0		10			10			pF		
C_O	$V_O = 3\text{ V}$ or 0		8			8			pF		

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter $I_I(\text{hold})$ includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

			SN54LVTH18652A				SN74LVTH18652A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	CLKAB or CLKBA		0	120	0	100	0	120	0	100	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low		3.8		5		3.8		5		ns
t _{su}	Setup time	A before CLKAB↑ or B before CLKBA↑		2.9		3.1		2.9		3.1		ns
t _h	Hold time	A after CLKAB↑ or B after CLKBA↑		0.8		0.2		0.8		0.2		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

			SN54LVTH18652A				SN74LVTH18652A				UNIT	
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	TCK		0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low		9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, OEAB, OEBA or S before TCK↑		6.5		7		6.5		7		ns
		TDI before TCK↑		2.5		3.5		2.5		3.5		
		TMS before TCK↑		2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, OEAB, OEBA or S after TCK↑		1.5		1		1.5		1		ns
		TDI after TCK↑		1.5		1		1.5		1		
		TMS after TCK↑		1.5		1		1.5		1		
t _d	Delay time	Power up to TCK↑		50		50		50		50		ns
t _r	Rise time	V _{CC} power up		1		1		1		1		µs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18652A				SN74LVTH18652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		100		120		100		120		MHz
t _{PLH}	A or B	B or A	1.5	5	5.4	1.5	4.7	5.2			ns
t _{PHL}			1.5	5	5.4	1.5	4.7	5.2			
t _{PLH}	CLKAB or CLKBA	B or A	1.5	6.9	7.5	1.5	6.5	7.1			ns
t _{PHL}			1.5	6.9	7.5	1.5	6.5	7.1			
t _{PLH}	SAB or SBA	B or A	1.5	7.9	8.7	1.5	7.5	8.4			ns
t _{PHL}			1.5	7.9	8.7	1.5	7.5	8.4			
t _{PZH}	OEAB or OEBA	B or A	1.5	7.5	8	1.5	7.1	7.5			ns
t _{PZL}			1.5	7.5	8	1.5	7.1	7.5			
t _{PHZ}	OEAB or OEBA	B or A	2	8.8	9.5	2	8.3	9			ns
t _{PLZ}			2	7.6	8.4	2	7	7.7			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH18652A				SN74LVTH18652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40		MHz
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17			ns
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5			ns
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20			ns
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5			ns
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20			ns
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5			ns
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

recommended operating conditions

			SN54LVTH182652A		SN74LVTH182652A		UNIT
			MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage		2.7	3.6	2.7	3.6	V
V _{IH}	High-level input voltage		2		2		V
V _{IL}	Low-level input voltage			0.8		0.8	V
V _I	Input voltage			5.5		5.5	V
I _{OH}	High-level output current	A port, TDO		-24		-32	mA
		B port		-12		-12	
I _{OL}	Low-level output current	A port, TDO		24		32	mA
		B port		12		12	
I _{OL} [†]	Low-level output current	A port, TDO		48		64	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
T _A	Operating free-air temperature		-55	125	-40	85	°C

† Current duty cycle ≤ 50%. f ≥ 1 kHz

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

6-205

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54LVTH182652A			SN74LVTH182652A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V_{IK}	$V_{CC} = 2.7\text{ V}$,	$I_I = -18\text{ mA}$			-1.2			-1.2	V
V_{OH}	$V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$		A port, TDO	$V_{CC} - 0.2$		$V_{CC} - 0.2$			V
	$V_{CC} = 2.7\text{ V}$, $I_{OH} = -3\text{ mA}$			2.4		2.4			
	$V_{CC} = 3\text{ V}$	$I_{OH} = -8\text{ mA}$		2.4		2.4			
		$I_{OH} = -24\text{ mA}$		2					
		$I_{OH} = -32\text{ mA}$				2			
	$I_{OH} = -12\text{ mA}$	B port	2		2				
V_{OL}	$V_{CC} = 2.7\text{ V}$	$I_{OL} = 100\ \mu\text{A}$	A port, TDO	0.2		0.2		V	
		$I_{OL} = 24\text{ mA}$		0.5		0.5			
		$I_{OL} = 16\text{ mA}$		0.4		0.4			
	$V_{CC} = 3\text{ V}$	$I_{OL} = 32\text{ mA}$		0.5		0.5			
		$I_{OL} = 48\text{ mA}$		0.55					
		$I_{OL} = 64\text{ mA}$		0.55					
		$I_{OL} = 12\text{ mA}$		B port	0.8		0.8		
I_I	$V_{CC} = 3.6\text{ V}$,	$V_I = V_{CC}$ or GND	CLK, S, TCK	±1		±1		μA	
	$V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$			10		10			
	$V_{CC} = 3.6\text{ V}$	$V_I = 5.5\text{ V}$		$\overline{\text{OEAB}}$, TDI, TMS	50		50		
		$V_I = V_{CC}$	1		1				
		$V_I = 0$	-25		-100	-25	-100		
		$V_I = 5.5\text{ V}$	OEAB	25	150	25	150		
		$V_I = V_{CC}$		25	100	25	100		
		$V_I = 0$		-5	-25	-5	-5		
		$V_I = 5.5\text{ V}$		20	20	20	20		
		$V_I = V_{CC}$	A or B ports §	1		1			
	$V_I = 0$	-5		-5					
I_{off}	$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V					±100	μA	
$I_I(\text{hold})^\parallel$	$V_{CC} = 3\text{ V}$	$V_I = 0.8\text{ V}$	A or B ports	75	150	500	75	150	500
		$V_I = 2\text{ V}$		-75	-150	-500	-75	-150	-500
I_{OZH}	$V_{CC} = 3.6\text{ V}$,	$V_O = 3\text{ V}$	TDO	1		1		μA	
I_{OZL}	$V_{CC} = 3.6\text{ V}$,	$V_O = 0.5\text{ V}$	TDO	-1		-1		μA	
I_{OZPU}	$V_{CC} = 0$ to 1.5 V ,	$V_O = 0.5\text{ V}$ or 3 V	TDO	±50		±50		μA	
I_{OZPD}	$V_{CC} = 1.5\text{ V}$ to 0 ,	$V_O = 0.5\text{ V}$ or 3 V	TDO	±50		±50		μA	
I_{CC}	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	Outputs high		0.6	2	0.6	2	mA	
		Outputs low		18.5	24	18.5	24		
		Outputs disabled		0.6	2	0.6	2		
$\Delta I_{CC}^\#$	$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND			0.5		0.5		mA	

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused pins at V_{CC} or GND

¶ The parameter $I_I(\text{hold})$ includes the off-state output leakage current.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCEIVERS AND REGISTERS
SCBS312C – MARCH 1994 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	SN54LVTH182652A		SN74LVTH182652A		UNIT
		MIN	TYP†	MAX	MIN	
C _i	V _I = 3 V or 0	4		4		pF
C _{io}	V _O = 3 V or 0	10		10		pF
C _o	V _O = 3 V or 0	8		8		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

			SN54LVTH182652A				SN74LVTH182652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	CLKAB or CLKBA	0	120	0	100	0	120	0	100	MHz
t _w	Pulse duration	CLKAB or CLKBA high or low	3.8		5		3.8		5		ns
t _{su}	Setup time	A before CLKAB† or B before CLKBA†	2.9		3.1		2.9		3.1		ns
t _h	Hold time	A after CLKAB† or B after CLKBA†	0.8		0.2		0.8		0.2		ns

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)

			SN54LVTH182652A				SN74LVTH182652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	TCK	0	50	0	40	0	50	0	40	MHz
t _w	Pulse duration	TCK high or low	9.5		10.5		9.5		10.5		ns
t _{su}	Setup time	A, B, CLK, OEAB, OEBA or S before TCK†	6.5		7		6.5		7		ns
		TDI before TCK†	2.5		3.5		2.5		3.5		
		TMS before TCK†	2.5		3.5		2.5		3.5		
t _h	Hold time	A, B, CLK, OEAB, OEBA or S after TCK†	1.5		1		1.5		1		ns
		TDI after TCK†	1.5		1		1.5		1		
		TMS after TCK†	1.5		1		1.5		1		
t _d	Delay time	Power up to TCK†	50		50		50		50		ns
t _r	Rise time	V _{CC} power up	1		1		1		1		µs

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVTH18652A, SN54LVTH182652A, SN74LVTH18652A, SN74LVTH182652A
3.3-V ABT SCAN TEST DEVICES
WITH 18-BIT TRANSCIEVERS AND REGISTERS

SCBS312C – MARCH 1994 – REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 15)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182652A				SN74LVTH182652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	CLKAB or CLKBA		120		100		120		100	MHz	
t _{PLH}	B	A	1.5	5	5.4	1.5	4.7	5.2	ns		
t _{PHL}			1.5	5	5.4	1.5	4.7	5.2			
t _{PLH}	A	B	1.5	5.9	6.5	1.5	5.6	6.2	ns		
t _{PHL}			1.5	5.9	6.5	1.5	5.6	6.2			
t _{PLH}	CLKBA	A	1.5	6.9	7.5	1.5	6.5	7.1	ns		
t _{PHL}			1.5	6.9	7.5	1.5	6.5	7.1			
t _{PLH}	CLKAB	B	1.5	7.8	8.7	1.5	7.3	8.2	ns		
t _{PHL}			1.5	7.8	8.7	1.5	7.3	8.2			
t _{PLH}	SBA	A	1.5	7.9	8.7	1.5	7.5	8.4	ns		
t _{PHL}			1.5	7.9	8.7	1.5	7.5	8.4			
t _{PLH}	SAB	B	1.5	8.5	9.2	1.5	8	8.8	ns		
t _{PHL}			1.5	8.5	9.2	1.5	8	8.8			
t _{PZH}	OEAB or OEBA	B or A	1.5	7.9	8.6	1.5	7.4	8.1	ns		
t _{PZL}			1.5	7.9	8.6	1.5	7.4	8.1			
t _{PHZ}	OEAB or OEBA	B or A	2	8.8	9.5	2	8.3	9	ns		
t _{PLZ}			2	7.6	8.4	2	7	7.7			

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 15)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVTH182652A				SN74LVTH182652A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}	TCK		50		40		50		40	MHz	
t _{PLH}	TCK↓	A or B	2.5	15	18	2.5	14	17	ns		
t _{PHL}			2.5	15	18	2.5	14	17			
t _{PLH}	TCK↓	TDO	1	6	7	1	5.5	6.5	ns		
t _{PHL}			1.5	7	8	1.5	6.5	7.5			
t _{PZH}	TCK↓	A or B	4	18	21	4	17	20	ns		
t _{PZL}			4	18	21	4	17	20			
t _{PZH}	TCK↓	TDO	1	6	7	1	5.5	6.5	ns		
t _{PZL}			1.5	6	7	1.5	5.5	6.5			
t _{PHZ}	TCK↓	A or B	4	19	21	4	18	20	ns		
t _{PLZ}			4	18	19.5	4	17	18.5			
t _{PHZ}	TCK↓	TDO	1.5	7.5	9	1.5	7	8.5	ns		
t _{PLZ}			1.5	7.5	8.5	1.5	7	8			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
PULSE DURATION**




**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**

TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.


Figure 15. Load Circuit and Voltage Waveforms

SN54LVT8980, SN74LVT8980 EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES


SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

- Members of Texas Instruments (TI) Broad Family of Testability Products Supporting IEEE Std 1149.1-1990 (JTAG) Test Access Port (TAP) and Boundary-Scan Architecture
- Provide Built-In Access to IEEE Std 1149.1 Scan-Accessible Test/Maintenance Facilities at Board and System Levels
- While Powered at 3.3 V, the TAP Interface is Fully 5-V Tolerant for Mastering Both 5-V and/or 3.3-V IEEE Std 1149.1 Targets
- Simple Interface to Low-Cost 3.3-V Microprocessors/Microcontrollers Via 8-Bit Asynchronous Read/Write Data Bus
- Easy Programming Via Scan-Level Command Set and Smart TAP Control
- Transparently Generate Protocols to Support Multidrop TAP Configurations Using TI's Addressable Scan Port
- Flexible TCK Generator Provides Programmable Division, Gated-TCK, and Free-Running-TCK Modes
- Discrete TAP Control Mode Supports Arbitrary TMS/TDI Sequences for Non-Compliant Targets
- Programmable 32-Bit Test Cycle Counter Allows Virtually Unlimited Scan/Test Length
- Accommodate Target Retiming (Pipeline) Delays of Up to 15 TCK Cycles
- Test Output Enable (TOE) Allows for External Control of TAP Signals
- High-Drive Outputs ($-32\text{-mA } I_{OH}$, $64\text{-mA } I_{OL}$) at TAP Support Backplane Interface and/or High Fanout
- Package Options Include Plastic Small-Outline (DW) Package, Ceramic Chip Carriers (FK), and Ceramic 300-mil DIPs (JT)

SN54LVT8980 . . . JT PACKAGE
SN74LVT8980 . . . DW PACKAGE
(TOP VIEW)



SN54LVT8980 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

The LVT8980 embedded test-bus controllers (eTBC) are members of the TI broad family of testability integrated circuits. This family of devices supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit assemblies. Unlike most other devices of this family, the eTBC is not a boundary-scannable device; rather, its function is to master an IEEE Std 1149.1 (JTAG) test access port (TAP) under the command of an embedded host microprocessor/microcontroller. Thus, the eTBC enables the practical and effective use of the IEEE Std 1149.1 test-access infrastructure to support embedded/built-in test, emulation, and configuration/maintenance facilities at board and system levels.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

description (continued)

The eTBC masters all TAP signals required to support one 4- or 5-wire IEEE Std 1149.1 serial test bus – test clock (TCK), test mode select (TMS), test data input (TDI), test data output (TDO), and test reset ($\overline{\text{TRST}}$). All such signals can be connected directly to the associated target IEEE Std 1149.1 devices without need for additional logic or buffering. However, as well as being directly connected, the TMS, TDI, and TDO signals can be connected to distant target IEEE Std 1149.1 devices via a pipeline, with a retiming delay of up to 15 TCK cycles; the eTBC automatically handles all associated serial-data justification.

Conceptually, the eTBC operates as a simple 8-bit memory- or I/O- mapped peripheral to a microprocessor/microcontroller (host). High-level commands and parallel data are passed to/from the eTBC via its generic host interface, which includes an 8-bit data bus (D7–D0) and a 3-bit address bus (A2–A0). Read/write select (R/W) and strobe ($\overline{\text{STRB}}$) signals are implemented so that the critical host-interface timing is independent of the CLKIN period. An asynchronous ready (RDY) indicator is provided to hold off, or insert wait states into, a host read/write cycle when the eTBC cannot respond immediately to the requested read/write operation.

High-level commands are issued by the host to cause the eTBC to generate the TMS sequences necessary to move the test bus from any stable TAP-controller state to any other such stable state, to scan instruction or data through test registers in target devices, and/or to execute instructions in the Run-Test/Idle TAP state. A 32-bit counter can be programmed to allow a predetermined number of scan or execute cycles.

During scan operations, serial data that appears at the TDI input is transferred into a serial-to-4 × 8-bit-parallel first-in/first-out (FIFO) read buffer, which can then be read by the host to obtain the return serial-data stream up to eight bits at a time. Serial data that is to be transmitted from the TDO output is written by the host, up to eight bits at a time, to a 4 × 8-bit-parallel-to-serial FIFO write buffer.

In addition to such simple state-movement, scan, and run-test operations, the eTBC supports several additional commands that provide for input-only scans, output-only scans, recirculate scans (in which TDI is mirrored back to TDO), and a scan mode that generates the protocols used to support multidrop TAP configurations using TI's addressable scan port. Two loopback modes also are supported that allow the microprocessor/microcontroller host to monitor the TDO or TMS data streams output by the eTBC.

The eTBC's flexible clocking architecture allows the user to choose between free-running (in which the TCK always follows CLKIN) and gated modes (in which the TCK output is held static except during state-move, run-test, or scan cycles) as well as to divide down TCK from CLKIN. A discrete mode is also available in which the TAP is driven strictly by read/write cycles under full control of the microprocessor/microcontroller host. These features ensure that virtually any IEEE Std 1149.1 target device or device chain – even where such may not fully comply to IEEE Std 1149.1 – can be serviced by the eTBC.


While most operations of the eTBC are synchronous to CLKIN, a test-output enable ($\overline{\text{TOE}}$) is provided for output control of the TAP outputs, and a reset ($\overline{\text{RST}}$) input is provided for hardware reset of the eTBC. The former can be used to disable the eTBC so that an external controller can master the associated IEEE Std 1149.1 test bus.

The SN54LVT8980 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74LVT8980 is characterized for operation from –40°C to 85°C.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997

functional block diagram



Pin numbers shown are for the DW and JT packages.

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
 SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

Terminal Functions

TERMINAL NAME	DESCRIPTION
A2–A0	Address inputs. A2–A0 form the 3-bit address bus that interfaces the eTBC to its microprocessor/microcontroller host. These inputs directly index the eTBC register to be accessed (read from or written to).
CLKIN	Clock input. CLKIN is the system clock input for the eTBC. Most operations of the eTBC are synchronous to CLKIN. Internally, the CLKIN signal is divided by a programmable divisor to generate TCK.
D7–D0	Data inputs/outputs. D7–D0 form the 8-bit bidirectional data bus that interfaces the eTBC to its microprocessor/microcontroller host. Data in the eTBC registers is accessed (read or written) using this data bus. D7 is considered the most-significant bit, while D0 is considered the least-significant bit.
GND	Ground
RDY	Ready output. RDY is used to indicate to the microprocessor/microcontroller host whether or not the eTBC is ready to service the access (read or write) operation that is currently being requested. If RDY remains high following the initiation of an access cycle (STRB negative edge) then the eTBC is ready. Otherwise, if RDY goes low following the initiation of an access cycle (STRB negative edge) then the eTBC is not ready. In cases where the eTBC is not ready, subsequent processing in the eTBC may clear the not-ready state, which allows RDY to return high before the end of the access cycle. In any event, the RDY output returns high upon the termination of any access cycle (STRB positive edge).
$\overline{\text{RST}}$	Reset input. $\overline{\text{RST}}$ is used to initiate asynchronous reset of the eTBC. Assertion (low) of $\overline{\text{RST}}$ places the eTBC in a reset state from which it does not exit until $\overline{\text{RST}}$ is released (high). While $\overline{\text{RST}}$ is low, the eTBC ignores host writes, the RDY, TDO, TMS, and $\overline{\text{TRST}}$ outputs are high, while TCK outputs CLKIN/16. An internal pullup forces $\overline{\text{RST}}$ to a high level if it has no external connection.
$\overline{\text{R/W}}$	Read/write select. $\overline{\text{R/W}}$ is used by the microprocessor/microcontroller host to instruct the eTBC as to whether it is to perform read access ($\overline{\text{R/W}}$ high) or write access ($\overline{\text{R/W}}$ low). While $\overline{\text{R/W}}$ is high and STRB is low, the D7–D0 outputs are enabled to drive low and/or high logic levels onto the host data bus. Otherwise, while $\overline{\text{R/W}}$ is low, the D7–D0 outputs are disabled to a high-impedance state so that the host data bus can drive to the eTBC.
$\overline{\text{STRB}}$	Read/write strobe. $\overline{\text{STRB}}$ is used by the microprocessor/microcontroller host to instruct the eTBC to initiate ($\overline{\text{STRB}}$ negative edge) or terminate/conclude ($\overline{\text{STRB}}$ positive edge) an access (read or write) operation. An internal pullup forces $\overline{\text{STRB}}$ to a high level if it has no external connection.
TCK	Test clock. TCK transmits the TCK signal required by the eTBC's IEEE Std 1149.1 target(s). All operations of the TAP are synchronous to TCK. Generally, the TCK signal is generated internally by the eTBC by division of CLKIN by a programmable divisor. Alternatively, when the eTBC is in its discrete-control mode, a rising edge of TCK is generated on a read to the discrete-control register, while a falling edge is generated on a write to the discrete-control register.
TDI	Test data input. TDI receives the TDI signal output by the eTBC's IEEE Std 1149.1 target(s). It is the serial input for shifting test data from the target(s); it is sampled on the rising edge of TCK and is expected to be transferred from the target(s) on the falling edge of TCK. An internal pullup forces TDI to a high level if it has no external connection.
TDO	Test data output. TDO transmits the TDO signal required by the eTBC's IEEE Std 1149.1 target(s). It is the serial output for shifting test data to the target(s); it is transferred on the falling edge of TCK and is sampled in the target on the rising edge of TCK.
TMS	Test mode select. TMS transmits the TMS signal required by the eTBC's IEEE Std 1149.1 target(s). It is the one control signal that directs the next TAP-controller state of the target(s). It is transferred from the eTBC on the falling edge of TCK and is sampled in the target(s) on the rising edge of TCK.
$\overline{\text{TOE}}$	Test-output enable. $\overline{\text{TOE}}$ is the active-low output enable for the eTBC TAP outputs (TCK, TDO, TMS, $\overline{\text{TRST}}$). When $\overline{\text{TOE}}$ is inactive (high) the TAP outputs are disabled to a high-impedance state. Otherwise, when $\overline{\text{TOE}}$ is active (low), the TAP outputs are enabled to drive low and/or high logic levels according to other eTBC functions. An internal pullup forces $\overline{\text{TOE}}$ to a high level if it has no external connection.
$\overline{\text{TRST}}$	Test reset. $\overline{\text{TRST}}$ transmits the $\overline{\text{TRST}}$ signal that may be required by some of the eTBC's IEEE Std 1149.1 target(s). A low signal at $\overline{\text{TRST}}$ is intended to initiate asynchronous test reset of the connected target(s). Such a low signal at $\overline{\text{TRST}}$ is generated only when the microprocessor/microcontroller host writes an appropriate value into the eTBC command register or, while the eTBC is in discrete-control mode, into the discrete-control register.
VCC	Supply voltage



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

application information

In application, the eTBC is used to master a single IEEE Std 1149.1 TAP under the control of a microprocessor/microcontroller host. A typical implementation is shown in Figure 1.




Figure 1. eTBC Application

All signals required to master IEEE Std 1149.1-compliant devices – TCK, TMS, TDO, TDI – are sourced/received by the eTBC. The eTBC can also source the optional TRST signal. Additionally, the eTBC implements high-drive output buffers, allowing it to interface directly to on- or off-board targets without the need for buffering or other additional logic.

The eTBC's generic host interface allows it to act as a simple 8-bit memory- or I/O-mapped peripheral. As shown in Figure 1, for many choices of host microprocessor/microcontroller, this interface can be accomplished without additional logic. While the eTBC requires a clock input (CLKIN), in many cases it can be driven from the same source that provides a clock signal to the host.

Thus, in combination with the host microprocessor/microcontroller, the eTBC can be used to implement a two-chip embedded test-control function supporting board- and system-level built-in test based on structured IEEE Std 1149.1 test access. In some cases, for additional program and/or test vector storage, an external ROM/RAM may be required.

By use of the eTBC in such an embedded test control function, the host microprocessor/microcontroller is freed from the burden of generating the TAP-state sequences, serializing the outgoing bit stream, and deserializing the incoming bit stream. All such tasks are implemented in the eTBC, allowing the host to operate at full 8-bit parallel efficiency, host software to operate at the level of discrete scan operations versus the level of TAP manipulation, and test throughput to be maximized. The eTBC's full suite of data-scan and instruction-scan commands ensure that the host software operates efficiently.

Host efficiency and flexibility is also maximized through the eTBC's fully visible status and implementation of the ready output (RDY). RDY goes inactive during a read or write access if the host-requested access cannot be performed immediately. Thus, it can be used to insert hold or wait states back to the host. When the condition blocking the access clears, the requested access completes. Additionally, all conditions that can cause such a blocking condition are continuously updated in the eTBC status and command registers. Thus, the host software can poll the eTBC status rather than implement RDY in hardware.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

application information (continued)

The eTBC also provides several capabilities that support special target application requirements. The eTBC's test-output enable allows its master function to be disabled so that another device (an external tester, for example) can control the target TAP. Where required, due to target non-compliance or sensitivity to state sequencing, discrete-control mode provides the host software with arbitrary control of TMS and TDO sequences. Also, where targets may be sensitive to leaving Shift-DR state during scan operation, gated-TCK mode allows the TCK output to be stopped, rather than cycling the target TAP state to Pause-DR state, when service to TDI buffer or TDO buffer is required.

Where target devices are extremely distant (due to cabling, etc.), pipelining may be implemented at intervals along the incoming or outgoing paths to retime (deskew) the TDI, TDO, and TMS signals. An example is shown in Figure 2. In such applications, the eTBC can automatically adjust the incoming test-data bit stream to account for cycle delays introduced by the pipeline.




Figure 2. Retimed Interface to Target

Also, in gated-TCK mode, special scan commands provide transparent support for addressable shadow protocols. Thus, in conjunction with its high-drive outputs, the eTBC can fully support multidrop backplane TAP configurations implemented with TI's addressable scan ports (ASP). Figure 3 shows a multidrop TAP configuration in a passive-backplane application implemented with a centralized (one eTBC per chassis/rack) test-control architecture, while Figure 4 shows a passive-backplane application implemented with a distributed (eTBC per module) test-control architecture. Figure 5 shows a multidrop TAP configuration in an active-backplane (motherboard) application.

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997




Figure 3. Passive-Backplane Application With Centralized (eTBC Per Chassis) Test-Control Architecture

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
 SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997




Figure 4. Passive-Backplane Application With Distributed Test-Control (etBC Per Card) Architecture

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES

SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997




Figure 5. Active-Backplane (Motherboard) Application

architecture

Conceptually, the eTBC can be viewed as an IEEE Std 1149.1 coprocessor/accelerator that operates in conjunction with (and under the control of) a host microprocessor/microcontroller. The eTBC implements this function using an 8-bit generic host interface and a scan-test-based command/control architecture. As shown in the functional block diagram, beyond these fundamental elements and another central block supporting discrete-control mode, the eTBC functions are accomplished in four additional blocks – one for each of the required TAP signals – a TCK generator, a TAP-state (TMS) generator, a TDO buffer, and a TDI buffer.

host interface

The eTBC host interface is implemented generically on an 8-bit read/write data bus (D7–D0). Three address pins (A2–A0) directly index the eTBC's eight read/write registers: configurationA, configurationB, status, command, TDO buffer, TDI buffer, counter, and discrete control. The register address map is given in Table 1.

host access timing

Host access timing is asynchronous to the clock input (CLKIN) and is fully controlled by the read/write strobe ($\overline{\text{STRB}}$). The read/write select ($\overline{\text{R/W}}$) serves to control the direction of data flow on the bidirectional data bus. Figure 6 shows the read access timing while Figure 7 shows the write access timing. As shown, for either read or write access, $\overline{\text{R/W}}$ and address signals should be held while $\overline{\text{STRB}}$ is low.

For read access ($\overline{\text{R/W}}$ high) the eTBC data bus outputs are made active, on the falling edge of $\overline{\text{STRB}}$, to drive the data contained in the selected eTBC register. Otherwise, when $\overline{\text{STRB}}$ is high, the eTBC data outputs are at high impedance. Therefore, in many applications, the $\overline{\text{R/W}}$ signal can be shared in common with other host peripherals (ROM or RAM, for example) while the $\overline{\text{STRB}}$ signal is generated separately (by discrete chip-select signals available from the host or a decode logic) for each required peripheral.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997

host access timing (continued)

For write access (R/\overline{W} low), the eTBC data outputs remain at high impedance independent of \overline{STRB} . The address of the register to be written is latched from the address pins on the falling edge of \overline{STRB} , while the data to be written is latched from the data bus on the rising edge of \overline{STRB} .




Figure 6. Read Access Timing




Figure 7. Write Access Timing



ready output

The ready output (RDY) from the host interface can be used, where the selected microprocessor/microcontroller supports it, to insert wait or hold states back to the host. If a host-requested access cannot be performed immediately, RDY goes inactive (low) during that given access. When the condition blocking the access clears, RDY goes active (high) and the eTBC grants the requested access. Alternatively, where such hardware-generated hold or wait states are not supported in the selected microprocessor/microcontroller host, the eTBC status and/or command registers can be polled to determine its readiness to grant a given read or write access.

Conditions that cause a host access to be blocked (and RDY to become inactive) are limited to the following:

- While the TDI buffer is empty, as indicated in status register (bit 7, TDIS), a requested read to TDI-buffer register generates RDY inactive; this condition clears, RDY goes active, and the requested access completes, when the TDI buffer is no longer empty.
- While the TDO buffer is full or is being reset upon initiation of a scan command, as indicated in status register (bit 6, TDOS), a requested write to TDO-buffer register generates RDY inactive; this condition clears, RDY goes active, and the requested access completes, when the TDO buffer is no longer full or the TDO-buffer reset completes, as applicable.
- While a command is in progress, as indicated by a non-zero value in the opcode field (bits 3–0, OPCOD) of the command register, a requested write to command, configurationA, configurationB, or counter registers generates RDY inactive. This condition clears, RDY goes active, and the requested access is complete, when the previously specified command finishes. The sole exception is the writing of a logic 1 into the software reset (bit 7, SWRST) bit of the command register, which is never blocked.
- While a full-duplex scan command is in progress, and the number of retiming-delay bits is other than zero, the number of writes to TDO-buffer register may not exceed, by more than 5, the number of reads to TDI-buffer register. A write to TDO-buffer register that does exceed this limit is blocked, and generates RDY inactive, indefinitely; the TDI-buffer register must be read before another write to TDO-buffer register.

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
 SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

register descriptions

A summary of the eTBC registers, their address mappings, bit assignments, reset values, and host accessibility (read/write or read-only) is provided in Table 1. All registers are fully readable by the host. All registers are fully writeable by the host with the exception of the status and TDI-buffer registers. Also, with the exception of TDO-buffer and command registers, writes to any register while a command is in progress are held off (RDY inactive) or ignored. Bits designated as reserved should be written to logic 0; read-only bits designated as reserved always read logic 0.

Table 1. Register Summary

ADDRESS A2-A0	REGISTER	REGISTER DETAIL (BIT ASSIGNMENTS)								RESET VALUE	HOST ACCESS
		BIT 7 (MSB)	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0 (LSB)		
000	ConfigurationA	Reserved		NTOE	LPBK		MODE			0x00	R/W
001	ConfigurationB	CDIV			Reserved		RDLY			0x80	R/W
010	Status	TDIS	TDOS	CTRS	Reserved		TAPST			0x00	R
011	Command	SWRST	NTRST	ENDST		OPCOD			0x00	R/W	
100	TDO buffer									0x00	R/W
101	TDI buffer									0x00	R
110	Counter									0x00	R/W
111	Discrete control	Reserved			DNTR	DTMS	DTDI	DTDO	0x00		R/W

configuration registers

All eTBC test commands operate under the influence of the configurationA and configurationB registers. The decodes of the various bit groups assigned to these registers are given in Table 2 and Table 3, respectively. These registers are fully readable at all times and are fully writeable except when an eTBC command is in progress. Bit group values designated as reserved should not be written.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SDBS676C – DECEMBER 1996 – REVISED AUGUST 1997

Table 2. ConfigurationA Register Decode

CONFIGURATIONA		VALUE	RESULT
BIT GROUP	BIT NO.		
NTOE	5	0	TAP outputs (TCK, TDO, TMS, $\overline{\text{TRST}}$) are enabled.
		1	TAP outputs (TCK, TDO, TMS, $\overline{\text{TRST}}$) are disabled (high impedance).
LPBK	4–3	00	No loopback – TDI pin inputs to TDI buffer.
		01	TMS loopback – TAP-state generator inputs to TDI buffer. TMS and TDO pins are fixed high.
		10	TDO loopback – TDO buffer inputs to TDI buffer. TMS and TDO pins are fixed high.
		11	Reserved
MODE	2–0	000	Automatic/free-running-TCK mode – all TAP outputs are generated autonomously in the eTBC according to the active command. The TCK output runs continuously; while operating a scan command, if the TDI buffer becomes full and/or the TDO buffer becomes empty, the TAP state is cycled to Pause-DR or Pause-IR, as appropriate, until the host performs the required buffer service.
		001	Automatic/gated-TCK mode – all TAP outputs are generated autonomously in the eTBC according to the active command. The TCK output is run only when required to move TAP state or to progress run-test or scan operations, otherwise, it is gated off (low); while operating a scan command, if the TDI buffer becomes full and/or the TDO buffer becomes empty, the TAP state remains in Shift-IR or Shift-DR, as appropriate, but the TCK output is gated off until the host performs the required buffer service.
		010	Discrete-control mode – all TAP outputs are determined by contents of the discrete-control register under control of host software.
		011–111	Reserved

Table 3. ConfigurationB Register Decode

CONFIGURATIONB		VALUE	RESULT
BIT GROUP	BIT NO.		
CDIV	7–5	000–111	$TCK = (\text{CLKIN})/(2^{\text{CDIV}})$; reset value $TCK = (\text{CLKIN})/(2^4) = \text{CLKIN}/16$
RDLY	3–0	0000–1111	Number of retiming delays to accommodate = RDLY; while operating a scan command, TDI sampling is delayed by a number of TCK cycles, equal to RDLY, following the generation of Shift-DR or Shift-IR state, as appropriate.

The negated test-output-enable (NTOE) bit allows the host to disable the TAP outputs via software in a manner analogous to the hardware $\overline{\text{TOE}}$. The loopback (LPBK) bit group allows the selection of the source of data to be input to the TDI buffer – from the TDI pin for normal eTBC operations or, for eTBC verification purpose, from TAP-state (TMS) generator or TDO buffer. The test mode (MODE) bit group provides a choice of automatic/free-running-TCK, automatic/gated-TCK, or discrete-control modes.

The clock-divisor (CDIV) bit group allows software control of the TCK output frequency based on a division of the CLKIN input. Divisors from 2^0 (1) to 2^7 (128) are provided. The clock divisor defaults to 2^4 (16) on eTBC reset (power-up, hardware-initiated, or software-initiated). The retiming-delay (RDLY) bit group provides for the automatic accommodation of retiming (pipeline) delays, which can be used to deskew the TAP signals to target scan chains that are electrically distant (due to cabling delays, etc).



status register

The status of the eTBC is fully reported and continuously updated in the status register. The decode of the various bit groups assigned to the status register is given in Table 4.

Table 4. Status Register Decode

STATUS		VALUE	RESULT
BIT GROUP	BIT NO.		
TDIS	7	0	The TDI buffer is empty – no TDI data is available for host read.
		1	The TDI buffer is not empty – at least one byte of TDI data is available for host read.
TDOS	6	0	The TDO buffer is not full – at least one byte in TDO buffer is available for host write.
		1	The TDO buffer is full – no bytes in TDO buffer are available for host write.
CTRS	5	0	The counter is not loaded with a complete 32-bit value – command operation cannot begin until counter load completes.
		1	The counter is loaded with a complete 32-bit value – command operation can begin.
TAPST	3–0	0000	The current target TAP state (as sent by eTBC) is Test-Logic-Reset.
		0001	The current target TAP state (as sent by eTBC) is Select-DR-Scan.
		0010	The current target TAP state (as sent by eTBC) is Capture-DR.
		0011	The current target TAP state (as sent by eTBC) is Shift-DR.
		0100	The current target TAP state (as sent by eTBC) is Exit1-DR.
		0101	The current target TAP state (as sent by eTBC) is Pause-DR.
		0110	The current target TAP state (as sent by eTBC) is Exit2-DR.
		0111	The current target TAP state (as sent by eTBC) is Update-DR.
		1000	The current target TAP state (as sent by eTBC) is Run-Test/Idle.
		1001	The current target TAP state (as sent by eTBC) is Select-IR-Scan.
		1010	The current target TAP state (as sent by eTBC) is Capture-IR.
		1011	The current target TAP state (as sent by eTBC) is Shift-IR.
		1100	The current target TAP state (as sent by eTBC) is Exit1-IR.
		1101	The current target TAP state (as sent by eTBC) is Pause-IR.
1110	The current target TAP state (as sent by eTBC) is Exit2-IR.		
1111	The current target TAP state (as sent by eTBC) is Update-IR.		

The TDI-buffer-status (TDIS) bit reports the readiness of the TDI buffer to respond to a host read. The TDO-buffer-status (TDOS) bit reports the readiness of the TDO buffer to respond to a host write. The counter-status (CTRS) bit reports the readiness of the counter to support a command that uses the counter. The current-TAP-state (TAPST) bit group continuously reports the target TAP state as monitored by the eTBC.

command register

The command register is used to perform software reset of the eTBC, to discretely control the state of the TRST output when not in discrete-control mode, and to initiate test operations in the target(s). The decode of the various bits assigned to the command register is given in Table 5.

Any read to the command register while a command is in progress returns the value written to the command register upon initiation of the command. Once a command finishes, the operation-code (OPCOD) bit group in the command register is reset to null. In this way, the status of a requested command can be monitored/pollled by the host.

With the exception of the software-reset (SWRST) bit, which can be written at any time, writes to the command register while a command is in progress causes RDY inactive and is ignored if the write cycle is terminated before the previously requested command finishes.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

Table 5. Command Register Decode

COMMAND		VALUE	RESULT	TEST OPERATION COMMENTS							
BIT GROUP	BIT NO.			WORKING TAP STATE	USES COUNTER	USES TDI BUFFER	USES TDO BUFFER				
SWRST	7	0	Normal operation								
		1	Full reset								
TRST	6	0	If not in discrete-control mode, output high to TRST pin								
		1	If not in discrete-control mode, output low to TRST pin								
ENDST	5-4	00	Finish command in TAP state Test-Logic-Reset								
		01	Finish command in TAP state Run-Test/Idle								
		10	Finish command in TAP state Pause-DR								
		11	Finish command in TAP state Pause-IR								
OPCOD	3-0	0000	Null								
		0001	Reserved								
		0010	Execute run test					Run-Test/Idle	Yes	No	No
		0011	Execute input-only ASP scan					N/A	Yes	Yes	No
		0100	Execute ASP scan					N/A	Yes	Yes	Yes
		0101	Execute output-only ASP scan					N/A	Yes	No	Yes
		0110	Execute state move					N/A	No	No	No
		0111	Execute state jump					N/A	No	No	No
		1000	Execute instruction-register scan	Shift-IR	Yes	Yes	Yes				
		1001	Execute data-register scan	Shift-DR	Yes	Yes	Yes				
		1010	Execute input-only instruction-register scan	Shift-IR	Yes	Yes	No				
		1011	Execute input-only data-register scan	Shift-DR	Yes	Yes	No				
		1100	Execute output-only instruction-register scan	Shift-IR	Yes	No	Yes				
		1101	Execute output-only data-register scan	Shift-DR	Yes	No	Yes				
		1110	Execute recirculate instruction-register scan	Shift-IR	Yes	Yes	No				
		1111	Execute recirculate data-register scan	Shift-DR	Yes	Yes	No				

The software-reset (SWRST) bit is provided to allow software initiation of full eTBC reset. This bit of the command register can be written at any time, regardless of the configuration or command in progress. The test-reset (TRST) bit allows direct software control of the state of TRST output in modes other than discrete control.

The end-TAP-state (ENDST) bit group determines the TAP state in which the target scan chain is left when the requested command finishes. The operation-code (OPCOD) bit group determines the test operation to be executed in the target.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCB5676C – DECEMBER 1996 – REVISED AUGUST 1997

counter register

The counter register, while only 8 bits wide like any other eTBC register, provides read/write access to the full 32-bit eTBC counter. Writes to the counter register are accomplished by four complete host access cycles, otherwise the counter is considered unloaded (CTRS = 0). Reads to the counter register likewise are accomplished by four complete host access cycles. However, reads do not affect the counter-loaded status (CTRS). The counter access (both read and write) is in least-significant-byte-first order. Any writes to the counter register while a command is in progress are ignored. The 32-bit value present in the counter at initiation of a command is used to determine the number of TCK cycles or scan bits for which the command is operated.

TDO-buffer register

The TDO-buffer register, while only 8 bits wide like any other eTBC register, provides write access to the full 4×8 (32-bit) FIFO that comprises the TDO buffer. The TDO-buffer register can be written as long as the TDO buffer does not become full. When the TDO buffer becomes full, further writes to the TDO-buffer register cause RDY inactive (and consequent hold or wait states to be sent back to the host, if supported) and cause the write to be ignored if the write cycle is terminated before the TDO-buffer-full status is cleared.

TDI-buffer register

The TDI-buffer register, while only 8 bits wide like any other eTBC register, provides read access to the full 4×8 (32-bit) FIFO that comprises the TDI buffer. The TDI-buffer register can be read as long as the TDI buffer does not become empty. When the TDI buffer becomes empty, further reads to the TDI-buffer register cause RDY inactive (and consequent hold or wait states to be sent back to the host, if supported) and cause the read data to be invalid if the read cycle is terminated before the TDI-buffer-empty status is cleared.

discrete-control register

The discrete-control register is used to program the state of the TAP outputs (TCK, TDO, TMS, $\overline{\text{TRST}}$) and to poll the state of the TAP input (TDI) when the eTBC is in its discrete-control mode. The contents of the discrete-control register determine values output to TDO, TMS, and $\overline{\text{TRST}}$ according to the decode in Table 6. The TCK output is generated on each read and write to the discrete-control register; writes generate TCK falling edge, while reads generate TCK rising edge. In modes other than the discrete-control mode, this register is fully writable and readable, but writes and reads have no effect on eTBC or target operation.

Table 6. Discrete-Control Register Decode

DISCRETE CONTROL		VALUE	RESULT
BIT GROUP	BIT NO.		
DNTR	3	0	If in discrete-control mode, output low to $\overline{\text{TRST}}$ pin, otherwise nothing
		1	If in discrete-control mode, output high to $\overline{\text{TRST}}$ pin, otherwise nothing
DTMS	2	0	If in discrete-control mode, output low to TMS pin, otherwise nothing
		1	If in discrete-control mode, output high to TMS pin, otherwise nothing
DTDI	1	0	The TDI data received is a logic 0.
		1	The TDI data received is a logic 1.
DTDO	0	0	If in discrete-control mode, output low to TDO pin, otherwise nothing
		1	If in discrete-control mode, output high to TDO pin, otherwise nothing



command/control

The eTBC's command-based architecture is structured around a set of comprehensive IEEE Std 1149.1 (JTAG) test objectives, which include TAP state movement, scan operations, and run test (operation of test logic in Run-Test/Idle state). The set of test operations, as decoded from the command register (bits 3–0, OPCOD) is given in Table 5. Commands are initiated by writing the eTBC command register; upon command initiation, the test-control logic is initialized and the TDO and TDI buffers are cleared. Command completion is indicated when the operation code (OPCOD) field of the command register returns to the value of the null command.

The eTBC command operation is modified by the configurationA, and configurationB registers, which should be written prior to writing the command register, as the values in these registers cannot be modified while a command is in progress. Also, commands are only operated in automatic test modes, as specified in the configurationA register (bits 2–0, MODE) – while in the discrete-control mode, commands are ignored.

All eTBC commands operate similarly to accomplish IEEE Std 1149.1 test objectives. First, the eTBC generates a TMS sequence to move the target scan chain from its current TAP state to a working state that depends on the test objective. Second, the command is operated (test run, bits scanned) in the working state for a number of TCK cycles (or scan bits) determined by the value of the counter upon command initiation. Third, the eTBC generates a TMS sequence to move the target scan chain from the working state to the end state specified in the command register (bits 5–4, ENDST). For some commands, one or more of these steps are omitted.

TAP-state-movement commands

Two eTBC commands are provided to accomplish TAP state movement. The state-move command operates to generate a TMS sequence to move the target scan chain directly from its current TAP state to the end state specified in the command register. The state-jump command moves the eTBC's stored value of the target TAP state without generating any changes to the TMS output. The state-jump command can therefore be used to switch between targets that share the same test bus, such as those in a multidrop backplane configuration implemented with TI addressable scan ports, but that may be left in different TAP states.

run-test command

The run-test command allows the test logic of the target scan chain to execute autonomously in the Run-Test/Idle TAP state. Such test logic is commonly used to implement chip- or board-level built-in self test. The run-test command generates TMS sequences to move the target scan chain from its current TAP state to the Run-Test/Idle TAP state where it remains for a number of TCK cycles determined by the value of the counter upon command initiation. Upon the countdown of the counter to zero, the eTBC generates TMS sequences to move the target scan chain to the end state specified in the command register.

scan commands

Eleven eTBC commands are provided to perform scan operations to target scan chains. These can be classified by the destination of scan data in the target – addressable scan port (ASP), IEEE Std 1149.1 instruction register, or IEEE Std 1149.1 data register – and by the nature/direction of the data transfer – full-duplex (default), input-only, output-only, or recirculate. The only combination of these two factors that is not implemented is recirculate ASP scan.

addressable scan port (ASP) scan commands

The ASP scan commands scan data to and/or from an addressable scan port target. Since ASP devices require that TMS remain fixed throughout their select and acknowledge protocols, the eTBC does not generate TMS sequences or change its stored value of the target's TAP state. Also, for the same reason, ASP scan commands that target ASP devices should be operated in gated-TCK mode. The ASP scan commands do allow data written to the TDO buffer to be driven serially onto the TDO pin and bits received serially at the TDI pin to be stored into the TDI buffer for reading by the host. However, the ASP scan commands do not perform any bit-pair encoding of ASP select protocols or decoding of ASP acknowledge protocols. Such encoding/decoding must be performed in the host. The number of data bits transferred in and/or out is determined by the value of the counter upon command initiation.

SN54LVT8980, SN74LVT8980

EMBEDDED TEST-BUS CONTROLLERS

IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES

SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

instruction-register scan commands

The instruction-register scan commands scan bits to and/or from the concatenation of instruction registers in a target scan chain. The eTBC generates a TMS sequence to move the target scan chain from its current TAP state to the Shift-IR TAP state. Data written to the TDO buffer can be driven serially onto the TDO pin and bits received serially at the TDI pin can be stored into the TDI buffer for reading by the host. The number of data bits transferred in and/or out is determined by the value of the counter upon command initiation. If, during the operation of an instruction register scan command, the TDO buffer becomes empty, or the TDI buffer becomes full, the TAP state is sequenced to Pause-IR (if in free-running-TCK mode) or the TCK output is gated off (if in gated-TCK mode) until the required buffer service is performed. Upon the countdown of the counter to zero, the eTBC generates TMS sequences to move the target scan chain to the end state specified in the command register.

data-register scan commands

The data-register scan commands operate to scan bits to and/or from the concatenation of data registers in a target scan chain. The eTBC generates a TMS sequence to move the target scan chain from its current TAP state to the Shift-DR TAP state. Data written to the TDO buffer may be driven serially onto the TDO pin and bits received serially at the TDI pin may be stored into the TDI buffer for reading by the host. The number of data bits transferred in and/or out is determined by the value of the counter upon command initiation. If, during the operation of a data-register scan command, the TDO buffer becomes empty, or the TDI buffer becomes full, the TAP state is sequenced to Pause-DR (if in free-running-TCK mode) or the TCK output is gated off (if in gated-TCK mode) until the required buffer service is performed. Upon the countdown of the counter to zero, the eTBC generates TMS sequences to move the target scan chain to the end state specified in the command register.

other scan-command variations

As noted before, the nature/direction of the data transfer for any scan command can vary along with the destination of scan data in the target, as follows:

- For scan commands of the full-duplex (default) class, both TDO buffer and TDI buffer are used to scan data to and from the target scan chain, respectively.
- For scan commands of the input-only class, only the TDI buffer is used to scan data from the target scan chain; outgoing TDO data is fixed at a high level throughout the scan operation.
- For scan commands of the output-only class, only the TDO buffer is used to scan data to the target scan chain; incoming TDI data is simply ignored.
- For scan commands of the recirculate class, only the TDI buffer is used to scan data from the target scan chain; outgoing TDO data is generated by recirculating the incoming TDI data back into the target scan chain.

counter

As described above, the value loaded in the eTBC's 32-bit counter at initiation of a command is used to specify the number of TCK cycles or scan bits to remain in the command's working state. As each TCK cycle or scan bit is processed for a run-test or scan command, respectively, the counter value is decremented. When the counter value reaches zero, the command leaves its working state to finish in the end state specified in the command register.

Before a command that uses the counter can be initiated, a full 32-bit value should be loaded by four consecutive writes to the counter register. As well, the full 32-bit current value of the counter can be observed by four consecutive reads to the counter register. The counter status (unloaded/loaded) is maintained and observable in the status register (bit 5, CTRS).

Upon eTBC reset (power-up, hardware-initiated, or software-initiated), the counter is cleared and assumes its unloaded state.

TCK generator

The TCK generator sources the test clock (TCK) signal required by the IEEE Std 1149.1 target(s) and the eTBC-internal test-control logic. The fundamental TCK frequency is produced by division of CLKIN. The divisor is programmable within a range of 1 to 128 in the configurationB register (bits 7–5, CDIV). The TCK output to the target(s) operate in free-running or gated modes. The free-running mode toggles TCK continuously, based on CLKIN, while the gated mode operates the TCK only when required to move the target TAP state or to perform a run-test or scan operation.

While the eTBC is in discrete-control mode, the TCK generator is not used; instead, the state of TCK is toggled on each alternating read and write to the discrete-control register. A falling edge of TCK is produced by write, while a rising edge of TCK is produced by read.

Upon eTBC reset (power-up, hardware-initiated, or software-initiated), the TCK generator assumes its free-running mode with a clock divisor of 16 (TCK = CLKIN/16).

TAP-state generator

The TAP-state generator sources the TMS signal, which sequences the TAP controllers of connected IEEE Std 1149.1-compliant target devices. The TAP controller specified by IEEE Std 1149.1 is a synchronous finite-state machine that provides test control signals throughout each target device; its state diagram is shown in Figure 8. This diagram and the TAP-controller states are discussed subsequently.

The TAP-state generator operates under the control of an executing command to generate the TMS sequences required to move connected target devices from one stable state to another, to capture and scan test data into/out of target devices, and to operate built-in test modes of target devices in the Run-Test/Idle state.

The TAP state currently being generated is always maintained by the TAP-state generator and is constantly available in the eTBC status register (bits 3–0, TAPST) for host read. Based on the TAP state that is current upon command initiation, the TAP-state generator will source a defined sequence of TMS values to reach the TAP state in which the command is progressed (e.g., Shift-IR, Shift-DR, Run-Test/Idle), and ultimately to reach the specified end TAP state. These sequences are detailed in Tables 7–12.

While the eTBC is in free-running-TCK mode, if a currently operating scan command empties or fills a required test data buffer, then the TAP-state generator sources the TMS sequences required to move the connected target devices to their Pause-IR or Pause-DR states. In such case, the TAP-state generator maintains target devices in their Pause-IR or Pause-DR states until the required test data buffer is serviced appropriately. However, if such a buffer condition occurs while the eTBC is in gated-TCK mode, the TAP-state generator maintains the target devices in their Shift-IR or Shift-DR states while the TCK is gated off.

While the eTBC is in discrete-control mode, the TAP-state generator is not used; instead, the state of the TMS pin is determined by the contents of the discrete-control register. Thus, TMS sequences that cannot be generated automatically still can be applied through the eTBC to targets that require such (e.g., near-compliant devices).

The TAP-state generator also is not used during the operation of the special addressable shadow protocol (ASP) scan commands. Since, by definition, ASPs operate only while the TAP is idling (maintaining one of the TAP states Test-Logic-Reset, Run-Test/Idle, Pause-IR, or Pause-DR), the TMS pin must be maintained at the value it held upon initiation of the ASP scan command.

For eTBC verification/debugging, in addition to continuous update of the current target TAP state in the eTBC status register, the output of the TAP-state (TMS) generator can be selected for loopback into the TDI buffer. When this TMS-loopback mode is selected, although a host-requested command executes in the eTBC, the target is not affected, as both TMS and TDI are fixed at a high level.

Upon eTBC reset (power up, hardware initiated, or software initiated), the TAP-state generator assumes the Test-Logic-Reset TAP state.

Table 7. TMS Sequencing From TAP State Test-Logic-Reset

FROM TEST-LOGIC-RESET (TMS = H) TO:											
TEST-LOGIC-RESET		RUN-TEST-IDLE		SHIFT-DR		PAUSE-DR		SHIFT-IR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	T-L-R	L	R-T/I	L	R-T/I	L	R-T/I	L	R-T/I	L	R-T/I
				H	S-DR-S	H	S-DR-S	H	S-DR-S	H	S-DR-S
				L	Capture-DR	L	Capture-DR	H	S-IR-S	H	S-IR-S
				L	Shift-DR	H	Exit1-DR	L	Capture-IR	L	Capture-IR
						L	Pause-DR	L	Shift-IR	H	Exit1-IR
										L	Pause-IR

Table 8. TMS Sequencing From TAP State Run-Test/Idle

FROM RUN-TEST/IDLE (TMS = L) TO:											
TEST-LOGIC-RESET		RUN-TEST-IDLE		SHIFT-DR		PAUSE-DR		SHIFT-IR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	S-DR-S	L	R-T/I	H	S-DR-S	H	S-DR-S	H	S-DR-S	H	S-DR-S
H	S-IR-S			L	Capture-DR	L	Capture-DR	H	S-IR-S	H	S-IR-S
H	T-L-R			L	Shift-DR	H	Exit1-DR	L	Capture-IR	L	Capture-IR
						L	Pause-DR	L	Shift-IR	H	Exit1-IR
										L	Pause-IR

Table 9. TMS Sequencing From TAP State Pause-DR

FROM PAUSE-DR (TMS = L) TO:											
TEST-LOGIC-RESET		RUN-TEST-IDLE		SHIFT-DR		PAUSE-DR		SHIFT-IR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	Exit2-DR	H	Exit2-DR	H	Exit2-DR	H	Exit2-DR	H	Exit2-DR	H	Exit2-DR
H	Update-DR	H	Update-DR	L	Shift-DR	H	Update-DR	H	Update-DR	H	Update-DR
H	S-DR-S	L	R-T/I			H	S-DR-S	H	S-DR-S	H	S-DR-S
H	S-IR-S					L	Capture-DR	H	S-IR-S	H	S-IR-S
H	T-L-R					H	Exit1-DR	L	Capture-IR	L	Capture-IR
						L	Pause-DR	L	Shift-IR	H	Exit1-IR
										L	Pause-IR



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

Table 10. TMS Sequencing From TAP State Pause-IR

FROM PAUSE-IR (TMS = L) TO:											
TEST-LOGIC-RESET		RUN-TEST-IDLE		SHIFT-DR		PAUSE-DR		SHIFT-IR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	Exit2-IR	H	Exit2-IR	H	Exit2-IR	H	Exit2-IR	H	Exit2-IR	H	Exit2-IR
H	Update-IR	H	Update-IR	H	Update-IR	H	Update-IR	L	Shift-IR	H	Update-IR
H	S-DR-S	L	R-T/I	H	S-DR-S	H	S-DR-S			H	S-DR-S
H	S-IR-S			L	Capture-DR	L	Capture-DR			H	S-IR-S
H	T-L-R			L	Shift-DR	H	Exit1-DR			L	Capture-IR
						L	Pause-DR			H	Exit1-IR
										L	Pause-IR

Table 11. TMS Sequencing From TAP State Shift-DR

FROM SHIFT-DR (TMS = L) TO:							
TEST-LOGIC-RESET		RUN-TEST-IDLE		PAUSE-DR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	Exit1-DR	H	Exit1-DR	H	Exit1-DR	H	Exit1-DR
H	Update-DR	H	Update-DR	L	Pause-DR	H	Update-DR
H	S-DR-S	L	R-T/I			H	S-DR-S
H	S-IR-S					H	S-IR-S
H	T-L-R					L	Capture-IR
						H	Exit1-IR
						L	Pause-IR

Table 12. TMS Sequencing From TAP State Shift-IR

FROM SHIFT-IR (TMS = L) TO:							
TEST-LOGIC-RESET		RUN-TEST-IDLE		PAUSE-DR		PAUSE-IR	
NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE	NEXT TMS	NEXT TAP STATE
H	Exit1-IR	H	Exit1-IR	H	Exit1-IR	H	Exit1-IR
H	Update-IR	H	Update-IR	H	Update-IR	L	Pause-IR
H	S-DR-S	L	R-T/I	H	S-DR-S		
H	S-IR-S			L	Capture-DR		
H	T-L-R			H	Exit1-DR		
				L	Pause-DR		



state diagram description

The state diagram shown in Figure 8 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at any given time.




Figure 8. TAP-Controller State Diagram

Test-Logic-Reset

The eTBC TAP-state generator powers up in the Test-Logic-Reset state. Alternatively, the eTBC can be forced to this state asynchronously by assertion of its $\overline{\text{RST}}$ input or synchronously by writing the eTBC command register (bit 7-SWRST).

For a target device in the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

Run-Test/Idle

For a target device, Run-Test/Idle is a stable state in which the test logic can be actively running a test or can be idle.

Select-DR-Scan, Select-IR-Scan

For a target device, no specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

Capture-DR

For a target device in the Capture-DR state, the selected data register can capture a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the Capture-DR state is exited.

Shift-DR

For a target device, upon entry to the Shift-DR state, the selected data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the selected data register. While in the stable Shift-DR state, data is serially shifted through the selected data register on each TCK cycle.

Exit1-DR, Exit2-DR

For a target device, the Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

Pause-DR

For target devices, no specific function is performed in the stable Pause-DR state. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

Update-DR

For a target device, if the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

Capture-IR

For a target device in the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the Capture-IR state is exited.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

Shift-IR

For a target device, upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO outputs the logic level present in the least-significant bit of the instruction register. While in the stable Shift-IR state, instruction data is serially shifted through the instruction register on each TCK cycle.

Exit1-IR, Exit2-IR

For target devices, the Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

Pause-IR

For target devices, no specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

Update-IR

For target devices, the current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.

TDO buffer

The TDO buffer is the 4 x 8-bit-parallel-to-serial FIFO that accepts scan data from the host in 8-bit-parallel format and serializes it onto the TDO pin during scan operations. Scan data is expected to be transferred from the host in least-significant-byte-first order to meet IEEE Std 1149.1 requirements for least-significant-bit-first scan order. Any partial byte to be written should be justified to D0. The TDO buffer is cleared upon command initiation, so no scan data should be written to the TDO buffer before writing a scan command to the command register.

The TDO-buffer status (not full/full) is maintained in the status register (bit 6, TDOS). When the TDO-buffer status is full, writes to the TDO buffer is held off by RDY inactive and if the write cycle is aborted prior to RDY active, the write data is ignored.

For the convenience and efficiency of operating scans to the target for which outgoing data is not required, the eTBC supports special classes of input-only and recirculate scan commands that do not require nor operate the TDO buffer and so the host need not perform any write access to it. While the input-only scan commands are operating, the TDO pin outputs a fixed high level. While the recirculate scan commands are operating, the TDO pin recirculates to the target the data that is received at TDI.

While the eTBC is in discrete-control mode, the TDO buffer is not used; instead, the state of the TDO pin is determined by the contents of the discrete-control register. Thus, TMS/TDO sequences that cannot be automatically generated still can be applied through the eTBC to targets that require such (e.g., near-compliant devices).

For eTBC verification/debugging, the TDO-buffer output can be selected for loopback into the TDI buffer. When this TDO-loopback mode is selected, although a host-requested command executes in the eTBC, the target is not affected, as both TMS and TDI are fixed at a high level.

Upon eTBC reset (power up, hardware initiated, or software initiated), the TDO buffer is cleared and assumes its not-full state.



TDI buffer

The TDI buffer is the serial-to-4 × 8-bit-parallel FIFO that serially receives data at the TDI pin and makes it available in 8-bit-parallel format for reading by the host. Scan data is expected to be transferred from the IEEE Std 1149.1 targets in least-significant-bit-first order and is made available for host read in least-significant-byte-first order. The last data available for host read during a scan command may be a partial byte, in which case it is justified to D0.

The TDI-buffer status (empty/not empty) is maintained in the status register (bit 7, TDIS). When the TDI-buffer status is empty, reads to the TDI buffer is held off by RDY inactive and, if the read cycle is aborted prior to RDY active, the read data is invalid.

The TDI buffer is able to automatically accommodate retiming (pipeline) delays to the target. While operating a scan command, TDI sampling is delayed by a number of TCK cycles, equal to a value given in the configurationB register (bits 3–0, RDLY), following the generation of Shift-DR or Shift-IR state, as appropriate.

For the convenience and efficiency of operating scans to the target for which incoming data is not required, the eTBC supports a special class of output-only scan commands that neither require nor operate the TDI buffer. While the output-only scan commands are operating, the data received at TDI is ignored and the host need not perform any read access to the TDI buffer.

While the eTBC is in discrete-control mode, the TDI buffer is not used; instead, the state of the TDO pin is observed in the discrete-control register. Thus, TMS/TDO sequences that cannot be automatically generated can still be applied through the eTBC to targets that require such (e.g., near-compliant devices).

For eTBC verification/debugging, the input to the TDI buffer can be selected for loopback from either TDO buffer or TAP-state (TMS) generator. When either of these loopback modes is selected, although a host-requested command executes in the eTBC, the target is not affected, as both TMS and TDI are fixed at a high level.

Upon eTBC reset (power up, hardware initiated, or software initiated), the TDI buffer is cleared and assumes its empty state.

discrete control

The discrete-control block provides the multiplexing and control logic required to support the eTBC's discrete-control mode in addition to its automatic modes. While the eTBC is in discrete-control mode, the TAP signals are fully controllable/accessible to the host via reads/writes to the discrete-control register. No commands can be initiated/operated while the eTBC is in the discrete-control mode.

Upon eTBC reset (power up, hardware initiated, or software initiated), the discrete-control mode is inactive.

reset

The eTBC provides three mechanisms for comprehensive and equivalent reset – power-up reset, hardware-initiated reset (\overline{RST}), and software-initiated reset (SWRST, bit 7 of command register) to the following effect:

- All eTBC registers are reset to default values as given in Table 1.
- The command/control logic is fully reset.
- The counter is cleared/unloaded. The TDO buffer and TDI buffer are cleared/emptied.
- The TAP-state generator is reset to the Test-Logic-Reset TAP state.
- TDO, TMS, and \overline{TRST} output high levels; TCK outputs CLKIN/16.

As a consequence, the IEEE Std 1149.1 targets can be expected to be driven synchronously to the Test-Logic-Reset state no later than the fifth rising edge of TCK (72 CLKIN cycles).



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
 SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V_O (see Note 1): D, RDY	-0.5 V to $V_{CC} + 0.5$ V
TCK, TDO, TMS, \overline{TRST}	-0.5 V to 7 V
Current into any output in the low state, I_{O1} : SN54LVT8980 (D, RDY)	12 mA
SN54LVT8980 (TCK, TDO, TMS, \overline{TRST})	96 mA
SN74LVT8980 (D, RDY)	12 mA
SN74LVT8980 (TCK, TDO, TMS, \overline{TRST})	128 mA
Current into any output in the high state, I_{O2} (see Note 2): SN54LVT8980 (D, RDY)	16 mA
SN54LVT8980 (TCK, TDO, TMS, \overline{TRST})	48 mA
SN74LVT8980 (D, RDY)	16 mA
SN74LVT8980 (TCK, TDO, TMS, \overline{TRST})	64 mA
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O > V_{CC}$): D, RDY	50 mA
Package thermal impedance, θ_{JA} (see Note 3): DW package	81°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVT8980		SN74LVT8980		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	3.6	2.7	3.6	V
V_{IH}	High-level input voltage	2		2		V
V_{IL}	Low-level input voltage		0.8		0.8	V
V_I	Input voltage		5.5		5.5	V
I_{OH}	High-level output current	D, RDY		-8		-8
		TCK, TDO, TMS, \overline{TRST}		-24		-32
I_{OL}	Low-level output current	D, RDY		6		6
		TCK, TDO, TMS, \overline{TRST}		48		64
$\Delta V/\Delta t$	Input transition rise or fall rate		10		10	ns/V
$\Delta t/\Delta V_{CC}$	Power-up ramp rate	200		200		μs/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs (A, CLKIN, R/W) must be held high or low to prevent them from floating.

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	SN54LVT8980		SN74LVT8980		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V _{IK}		V _{CC} = 2.7 V, I _I = -18 mA			-1.2		-1.2	V
V _{OH}	D, RDY	V _{CC} = MIN to MAX‡, I _{OH} = -100 µA	V _{CC} -0.2		V _{CC} -0.2			V
		V _{CC} = 2.7 V, I _{OH} = -4 mA	2.3		2.3			
		V _{CC} = 3 V, I _{OH} = -4 mA	2.6		2.6			
	TCK, TDO, TMS, TRST	V _{CC} = 2.7 V, I _{OH} = -8 mA	2.4		2.4			
		V _{CC} = MIN to MAX‡, I _{OH} = -100 µA	V _{CC} -0.2		V _{CC} -0.2			
		V _{CC} = 3 V, I _{OH} = -24 mA	2					
V _{OL}	D, RDY	V _{CC} = MIN to MAX‡, I _{OL} = 100 µA	0.2		0.2			V
		V _{CC} = 2.7 V, I _{OL} = 4 mA	0.55		0.55			
			I _{OL} = 6 mA	0.8		0.8		
		V _{CC} = 3 V, I _{OL} = 4 mA	0.55		0.55			
			I _{OL} = 6 mA	0.8		0.8		
		TCK, TDO, TMS, TRST	V _{CC} = MIN to MAX‡, I _{OL} = 100 µA	0.2		0.2		
	V _{CC} = 2.7 V, I _{OL} = 24 mA		0.5		0.5			
			I _{OL} = 16 mA	0.4		0.4		
	V _{CC} = 3 V, I _{OL} = 32 mA		0.5		0.5			
			I _{OL} = 48 mA	0.55				
	I _{OL} = 64 mA				0.55			
	I _I	A, CLKIN, RST, R/W, STRB, TDI, TOE	V _{CC} = 0 or MAX‡, V _I = 5.5 V	10		10		
A, CLKIN, R/W		V _{CC} = 3.6 V, V _I = V _{CC} or GND	±1		±1			
RST, STRB, TDI, TOE		V _{CC} = 3.6 V, V _I = V _{CC}	1		1			
I _{off}	TCK, TDO, TMS, TRST	V _{CC} = 0, V _I or V _O = 0 to 4.5 V	±100		±100			µA
		V _I = 0	-40		-100			
I _{OZH}	D, TCK, TDO, TMS, TRST	V _{CC} = 3.6 V, V _O = 3 V	5		5			µA
I _{OZL}	D, TCK, TDO, TMS, TRST	V _{CC} = 3.6 V, V _O = 0.5 V	-5		-5			µA
I _{OZP} §	TCK, TDO, TMS, TRST	V _{CC} = 0 to 1.5 V, V _O = 0.5 V to 3 V, TOE = 0	±100		±100			µA
I _{OZPD} §	TCK, TDO, TMS, TRST	V _{CC} = 1.5 V to 0, V _O = 0.5 V to 3 V, TOE = 0	±100		±100			µA

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ This parameter is characterized but not tested.

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
 SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

PARAMETER		TEST CONDITIONS	SN54LVT8980			SN74LVT8980			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
I_{CC}	Outputs high	$V_{CC} = 3.6\text{ V}$, $I_O = 0$, $V_I = V_{CC}$ or GND	0.5			0.5			mA
	Outputs low		7			7			
	Outputs disabled		0.5			0.5			
$\Delta I_{CC}^{\dagger\dagger}$		$V_{CC} = 3\text{ V}$ to 3.6 V , One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND	0.2			0.2			mA
C_i		$V_I = 3\text{ V}$ or 0	4			4			pF
C_{iO}		$V_O = 3\text{ V}$ or 0	5			5			pF
C_O		$V_O = 3\text{ V}$ or 0	7			7			pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

†† This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figures 9 and 10)

			SN54LVT8980				SN74LVT8980				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		$V_{CC} = 3.3 \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency, CLKIN	TCK = CLKIN (CDIV = 0)	0	20	0	16	0	20	0	16	MHz
		TCK = CLKIN/2 (CDIV = 1)	0	40	0	32	0	40	0	32	
		TCK \leq CLKIN/4 (CDIV \geq 2)	0	70	0	64	0	70	0	64	
t_w	Pulse duration	CLKIN high or low	TCK = CLKIN (CDIV = 0)	25		31		25		31	ns
			TCK = CLKIN/2 (CDIV = 1)	12.5		15.5		12.5		15.6	
			TCK \leq CLKIN/4 (CDIV \geq 2)	7.1		7.8		7.1		7.8	
		RST low	10		10		10		10		
		STRB low	8		8		8		8		
t_{su}	Setup time	A before STRB \downarrow	10		10		10		10	ns	
		D before STRB \uparrow	5		5		5		5		
		R/W before STRB \downarrow	5		5		5		5		
		TDI before CLKIN \uparrow	5		5		5		5		
t_h	Hold time	A after STRB \uparrow	5		5		5		5	ns	
		D after STRB \uparrow	15		15		15		15		
		R/W after STRB \uparrow	6		6		6		6		
		TDI after CLKIN \uparrow	10		10		10		10		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 9 and 10)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVT8980				SN74LVT8980				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	TYP†	MAX	MIN	
t _{PLH}	CLKIN	TCK	6	20	25		6	10	17	20	ns
t _{PHL}			6	20	25		6	10	17	20	
t _{PLH}	CLKIN	TDO, TMS	8	35	40		8	18	30	35	ns
t _{PHL}			8	35	40		8	18	30	35	
t _{PLH}	RST↓	D	3	35	40		3	17	30	35	ns
t _{PHL}			3	35	40		3	17	30	35	
t _{PLH}	RST↓	RDY	3	35	40		3	17	30	35	ns
t _{PHL}			3	35	40		3	17	30	35	
t _{PLH}	RST↓	TCK, TMS, TRST	5	30	35		5	15	25	30	ns
t _{PHL}		TCK	5	30	35		5	15	25	30	
t _{PLH}	STRB↑	RDY	3	22	28		3	10	18	22	ns
t _{PHL}			3	22	28		3	10	18	22	
t _{PLH}	STRB↑	TCK, TDO, TMS, TRST discrete mode	3	28	35		3	14	22	28	ns
t _{PHL}		3	28	35		3	14	22	28		
t _{PLH}	STRB↑	TCK, TDO, TMS, TRST other modes	6	40	45		6	20	35	40	ns
t _{PHL}		6	40	45		6	20	35	40		
t _{PZH}	STRB↓	D	3	20	25		3	8	15	18	ns
t _{PZL}			3	20	25		3	8	15	18	
t _{PZH}	STRB↑	TCK, TDO, TMS, TRST	5	30	35		5	15	25	30	ns
t _{PZL}			5	30	35		5	15	25	30	
t _{PZH}	TOE↓	TCK, TDO, TMS, TRST	2	15	18		2	6	12	15	ns
t _{PZL}			2	15	18		2	6	12	15	
t _{PHZ}	STRB↑	D	3	20	25		3	8	15	18	ns
t _{PLZ}			3	20	25		3	8	15	18	
t _{PHZ}	STRB↑	TCK, TDO, TMS, TRST	5	30	35		5	15	25	30	ns
t _{PLZ}			5	30	35		5	15	25	30	
t _{PHZ}	TOE↑	TCK, TDO, TMS, TRST	2	15	18		2	6	12	15	ns
t _{PLZ}			2	15	18		2	6	12	15	


† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	4 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 9. Load Circuit and Voltage Waveforms (D and RDY Outputs)

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C - DECEMBER 1996 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- E. C_L includes probe and jig capacitance.
 - F. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - G. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - H. The outputs are measured one at a time with one transition per measurement.

Figure 10. Load Circuit and Voltage Waveforms (TCK, TDO, TMS, $\overline{\text{TRST}}$ Outputs)

SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997

silicon errata

The descriptions and specifications included in this data sheet represent the intended performance of the 'LVT8990 device. In most cases, these descriptions and specifications also represent the actual performance of silicon of a given revision. Specific exceptions are noted here.

item 1 – operation of host interface ($\overline{\text{STRB}}$) asynchronous to CLKIN

The host interface, which is timed by $\overline{\text{STRB}}$, is intended to be, and properly should be, fully asynchronous relative to CLKIN. In short, the device should function as described in this data sheet regardless of the timing relationship between applied $\overline{\text{STRB}}$ and CLKIN.

The 'LVT8990 "X" die, however, fails to function properly when $\overline{\text{STRB}}$ is not synchronous to CLKIN. Specifically, $\overline{\text{STRB}}$ must be applied considering adequate setup time requirements as follows:

		SN74LVT8980				UNIT
		VCC = 3.3 ± 0.3 V		VCC = 2.7 V		
		MIN	MAX	MIN	MAX	
t _{su}	$\overline{\text{STRB}}$ high before CLKIN↑	25		25		ns

A fix is proposed for device revision 'LVT8980A.

workaround

For an 'LVT8980 "X" die design, always operate the host interface (specifically, $\overline{\text{STRB}}$) synchronously to CLKIN, maintaining setup time requirements as given above. In most applications, this would mean that the eTBDC CLKIN is driven from the same original clock source as the host CPU.

item 1 – read of TDI buffer while it is empty (not ready)

When a read is made to TDI buffer while it is empty (not ready), the RDY pin signal is specified to go low, indicating that the eTBC is not presently ready to service the requested access. If, while $\overline{\text{STRB}}$ is held low, subsequent processing of a scan command fills a byte in the TDI buffer, the RDY pin signal is specified to return high, indicating that the eTBC is ready to complete the access. Correspondingly, the available byte of data from TDI buffer should be latched onto the data bus such that the host can access this data.

The 'LVT8990 "X" die, however, does not function properly with respect to the actual data latched to the data bus. That is, if a read is made to TDI buffer while it is empty (not ready), the RDY pin signal goes low as specified; as well, if the $\overline{\text{STRB}}$ pin signal is held low, and further processing of a scan command fills a byte in the TDI buffer, the RDY pin signal returns high as specified. However, at the same time that RDY returns high, the TDI data byte should be latched onto the data bus. If this does not occur, the data that does appear on the data bus is not valid.

A fix is proposed for device revision 'LVT8980A.

workaround

For an LVT8990 "X" design, always poll the TDI buffer (read status register, bit 7, TDIS) to ensure that it is ready prior to a desired read to TDI buffer. Of course, such a software-pollled mode versus the hardware-inserted wait-states (RDY) mode (as originally specified, and as proposed to be fixed in 'LVT8980A device revision) places more overhead on the CPU and likely reduces throughput as well.



considerations for migrating 'LVT8990 "X" die designs to 'LVT8980A

As noted above, device revision 'LVT8980A proposes to fix the two known silicon errata of 'LVT8980. It is recommended that designs based on the 'LVT8980 "X" die consider and plan for migration to 'LVT8980A.

In the case of all known silicon errata items, the 'LVT8980A device function will be a super set of the actual function of 'LVT8980 "X" die and will comply with the device descriptions and specifications of this data sheet. So, with respect to the proposed fixes, 'LVT8980JA can directly replace 'LVT8980 "X" die in existing designs.

However, the 'LVT8980A device revision proposes to make an additional change that does not comply with the device descriptions and specifications of this data sheet. This additional change is noted here.

item 1 – make $\overline{\text{TOE}}$ pin signal high enabling and rename to $\overline{\text{TOFF}}$

The 'LVT8980A device revision proposes to modify the polarity of the $\overline{\text{TOE}}$ (active-low test output enable) pin signal (pin 13 for DW, JT packages) to high enabling and consequently to rename the pin signal to active-low test off ($\overline{\text{TOFF}}$).

workaround

For an 'LVT8980 "X" die design, it is recommended that the $\overline{\text{TOE}}$ pin be tied off to ground via a discrete resistor. Then, to migrate to use of 'LVT8980A device, the design need only be modified to omit the resistor – the internal resistor at the 'LVT8980A $\overline{\text{TOFF}}$ pin will ensure that it is driven by default to the state required to enable the device TAP outputs.

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN54/74LVC004	Quadruple 2-Input Positive-NAND Gates 7-3
SN54/74LVC02A	Quadruple 2-Input Positive-NOR Gates 7-7
SN54/74LVC04A	Hex Inverters 7-11
SN74LVCU04A	Hex Inverter 7-15
SN54/74LVC06A	Hex Inverter Buffers/Drivers With Open-Drain Outputs 7-19
SN54/74LVC07A	Hex Buffers/Drivers With Open-Drain Outputs 7-25
SN54/74LVC08A	Quadruple 2-Input Positive-AND Gates 7-31
SN74LVC10A	Triple 3-Input Positive-NAND Gate 7-35
SN54/74LVC14A	Hex Schmitt-Trigger Inverter 7-39
SN54/74LVC32A	Quadruple 2-Input Positive-OR Gates 7-45
SN54/74LVC74A	Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset 7-49
SN54/74LVC86A	Quadruple 2-Input Exclusive_OR Gates 7-55
SN74LVC112A	Dual Negative-Edge-Triggered J-K Flip-Flop With Clear and Preset 7-61
SN74LVC125A	Quadruple Bus Buffer Gate With 3-State Outputs 7-67
SN74LVC126A	Quadruple Bus Buffer Gate With 3-State Outputs 7-71
SN54/74LVC138A	3-Line to 8-Line Decoders Demultiplexers 7-75
SN74LVC139A	Dual 2-Line to 4-Line Decoder/Demultiplexer 7-85
SN74LVC157A	Quadruple 2-Line to 1-Line Data Selector/Multiplexer 7-91
SN74LVC240A	Octal Buffer/Driver With 3-State Outputs 7-93
SN74LVC244A	Octal Buffer/Driver With 3-State Outputs 7-97
SN54/74LVCH244A	Octal Buffer/Driver With 3-State Outputs 7-101
SN74LVC2244A	Octal Buffer/Driver With 3-State Outputs 7-107
SN74LVCH245A	Octal Bus Transceiver With 3-State Outputs 7-113
SN74LVC2245A	Octal Bus Transceiver With 3-State Outputs 7-125
SN74LVC4245	Octal Bus Transceiver ans 3.3-V to 5-V Shifter With 3-State Outputs 7-131
SN74LVC257A	Quadruple 2-Line to 1-Line Data Selector/Multiplexer With 3-State Outputs 7-137
SN54/74LVC373A	Octal Transparent D-Type Latch With 3-State Outputs 7-143
SN54/74LVC374A	Octal Edge-Triggered D-Type Latch Flip-Flops With 3-State Outputs 7-149
SN54/74LVC540A	Octal Buffers/Drivers With 3-State Outputs 7-155
SN54/74LVC541A	Octal Buffers/Drivers With 3-State Outputs 7-161
SN74LVC543A	Octal Registered Transceiver With 3-State Outputs 7-167
SN54/74LVC573A	Octal Transparent D-Type Latches With 3-State Outputs 7-173
SN54/74LVC574A	Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 7-179
SN54/74LVC646A	Octal Bus Transceivers and Register With 3-State Outputs 7-185
SN54/74LVC652A	Octal Bus Transceivers and Register With 3-State Outputs 7-195
SN74LVC821A	10-Bit Bus-Interface Flip-Flop With 3-State Outputs 7-205
SN74LVC823A	9-Bit Bus-Interface Flip-Flop With 3-State Outputs 7-211
SN74LVC827A	10-Bit Buffer/Driver With 3-State Outputs 7-219
SN74LVC828A	10-Bit Buffer/Driver With 3-State Outputs 7-225
SN74LVC841A	10-Bit Bus-Interface D-Type Latch With 3-State Outputs 7-231
SN74LVC861A	10-Bit Bus Transceiver With 3-State Outputs 7-237
SN74LVC863A	9-Bit Bus Transceiver With 3-State Outputs 7-243
SN74LVC2952A	Octal Bus Transceivers and Register With 3-State Outputs 7-249

SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279E – JANUARY 1993 – REVISED MARCH 1997

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J)


description

These quadruple 2-input positive-NAND gates are designed for 2.7-V to 3.6-V V_{CC} operation. The 'LVC00A perform the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC00A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC00A is characterized for operation from -40°C to 85°C .

SN54LVC00A . . . J OR W PACKAGE
SN74LVC00A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC00A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279E – JANUARY 1993 – REVISED MARCH 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279E – JANUARY 1993 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		SN54LVC00A		SN74LVC00A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	2	3.6	V
		Data retention only		1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		0.8		V
V _I	Input voltage			0	5.5	0	5.5	V
V _O	Output voltage			0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		-12		mA
		V _{CC} = 3 V		-24		-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12		mA
		V _{CC} = 3 V		24		24		
T _A	Operating free-air temperature	-55	125	-40	85			°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC00A			SN74LVC00A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC00A				SN74LVC00A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	4.3	5.1	1	4.3	5.1	5.1	ns	
t _{sk(o)†}			1				1				ns

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285


SN54LVC00A, SN74LVC00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCAS279E - JANUARY 1993 - REVISED MARCH 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$



PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	9.5	pF

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{djis} .
 - t_{PZL} and t_{PHL} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280E – JANUARY 1993 – REVISED AUGUST 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W), Chip Carriers (FK), and Ceramic 300-mil DIPs (J)**

description

These quadruple 2-input positive-NOR gates are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC02A perform the Boolean function $Y = \overline{A + B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC02A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC02A is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

SN54LVC02A . . . J OR W PACKAGE
SN74AHC02A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC02A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280E – JANUARY 1993 – REVISED AUGUST 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply-voltage range, V_{CC}	-0.5 V to 6.5 V
Input-voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output-voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280E – JANUARY 1993 – REVISED AUGUST 1997

recommended operating conditions (see Note 4)

		SN54LVC02A		SN74LVC02A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	2	3.6	V
		Data retention only		1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		0.8		V
V _I	Input voltage	0	5.5	0	5.5			V
V _O	Output voltage	0	V _{CC}	0	V _{CC}			V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		-12		mA
		V _{CC} = 3 V		-24		-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12		mA
		V _{CC} = 3 V		24		24		
T _A	Operating free-air temperature	-55	125	-40	85			°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LVC02A			SN74LVC02A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
		3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
		3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC02A				SN74LVC02A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	4.4	5.4	5.4	1	4.4	5.4	5.4	ns
t _{sk(o)} †*			1				1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

* On products compliant to MIL-PRF-38535, this parameter does not apply.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCAS280E – JANUARY 1993 – REVISED AUGUST 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	9.5	pF

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PHL} and t_{PLH} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC04A, SN74LVC04A HEX INVERTERS

SCAS281F – JANUARY 1993 – REVISED SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Ceramic Chip Carriers (FK), and Thin Shrink Small-Outline (PW) Packages**


description

These hex inverters contain six independent inverters designed for 2.7-V to 3.6-V V_{CC} operation. The 'LVC04A perform the Boolean function $Y = \bar{A}$.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC04A is characterized for operation over the full military temperature range from -55°C to 125°C . The SN74LVC04A is characterized for operation from -40°C to 85°C .

SN54LVC04A . . . J OR W PACKAGE
SN74LVC04A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC04A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC04A, SN74LVC04A HEX INVERTERS

SCAS281F – JANUARY 1993 – REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN54LVC04A, SN74LVC04A HEX INVERTERS

SCAS281F – JANUARY 1993 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

			SN54LVC04A		SN74LVC04A		UNIT
			MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	Operating	2	3.6	2	3.6	V
		Data retention only	1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		0.8	V
V _I	Input voltage		0	5.5	0	5.5	V
V _O	Output voltage		0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		-12	mA
		V _{CC} = 3 V		-24		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12	mA
		V _{CC} = 3 V		24		24	
T _A	Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LVC04A		SN74LVC04A		UNIT
			MIN	TYP† MAX	MIN	TYP† MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		2.2		
		3 V	2.4		2.4		
	I _{OH} = -24 mA	3 V	2.2		2.2		
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2		V
	I _{OL} = 12 mA	2.7 V			0.4		
		3 V			0.55		
I _I	V _I = 5.5 V or GND	3.6 V	±5		±5		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10		10		μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		500		μA
C _i	V _I = V _{CC} or GND	3.3 V	5		5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC04A				SN74LVC04A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	0.5	4.5			5.5	1	4.5	5.5	ns
t _{sk(o)} *†								1			ns

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC04A, SN74LVC04A HEX INVERTERS

SCAS281F – JANUARY 1993 – REVISED SEPTEMBER 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$






PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per inverter	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	8	pF

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCU04A HEX INVERTER

SCAS282D – JANUARY 1993 – REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This hex inverter is designed for 2.7-V to 3.6-V V_{CC} operation. The SN74LVCU04A contains six independent inverters with unbuffered outputs, and performs the Boolean function $Y = \bar{A}$.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVCU04A is characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(each inverter)**

INPUT A	OUTPUT Y
H	L
L	H

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC04A HEX INVERTER

SCAS282D – JANUARY 1993 – REVISED JANUARY 1997

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V	2.16		V
		$V_{CC} = 3$ V	2.4		
		$V_{CC} = 3.6$ V	2.88		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.65	V
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12		mA
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12		mA
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCU04A HEX INVERTER

SCAS282D – JANUARY 1993 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA	V _{IH} = 2.16 V	2.7 V			0.2	V
		V _{IH} = 2.88 V	3.6 V			0.2	
	I _{OL} = 12 mA	V _{IH} = 2.16 V	2.7 V			0.4	
		V _{IH} = 2.4 V	3 V			0.55	
I _I	V _I = 5.5 V or GND		3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0		3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V			5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	3.8		4.7	ns
t _{sk(o)†}				1			ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per inverter C _L = 50 pF, f = 10 MHz	5	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCU04A HEX INVERTER





SCAS282D – JANUARY 1993 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS956 – OCTOBER 1997 – REVISED NOVEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Inputs and Open-Drain Outputs Accept Voltages up to 5.5 V**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description


These hex inverter buffers/drivers are designed for 2.3-V to 3.6-V V_{CC} operation.

The outputs of the LVC06A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.


Inputs can be driven from 2.5-V, 3.3-V, or 5-V devices. This feature allows the use of these devices as translators in a mixed system environment.

The SN54LVC06A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC06A is characterized for operation from -40°C to 85°C .

SN54LVC06A . . . J OR W PACKAGE
SN74LVC06A . . . D, DGV, OR PW PACKAGE
(TOP VIEW)



SN54LVC06A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC06A, SN74LVC06A
HEX INVERTER BUFFERS/DRIVERS
WITH OPEN-DRAIN OUTPUTS

SCAS596 – OCTOBER 1997 – REVISED NOVEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DGV, and PW packages.

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O	-0.5 V to 6.5 V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DGV package	182°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596 - OCTOBER 1997 - REVISED NOVEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVC06A		SN74LVC06A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.3	3.6	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V V _{CC} = 2.7 V to 3.6 V		1.7 2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V V _{CC} = 2.7 V to 3.6 V		0.7 0.8		V
V _I	Input voltage	0	5.5	0	5.5	V
V _O	Output voltage	0	5.5	0	5.5	V
I _{OL}	Low-level output current	V _{CC} = 2.3 V V _{CC} = 2.7 V V _{CC} = 3 V		12 12 24		mA
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent the device from malfunctioning.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC06A			SN74LVC06A			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V	0.2			0.2			V	
	I _{OL} = 6 mA, V _{IL} = 0.7 V	2.3 V	0.4			0.4				
	I _{OL} = 12 mA	V _{IL} = 0.7 V	2.3 V	0.7			0.7			
		V _{IL} = 0.8 V	2.7 V	0.4			0.4			
	I _{OL} = 24 mA, V _{IL} = 0.8 V	3 V	0.55			0.55				
I _I	V _I = 5.5 V or GND	3.6 V	+5			+5			μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA	
C _i	V _I = V _{CC} or GND	3.3 V	5			5			pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC06A						UNIT
			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	3.1	3.9		1	3.7	ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVC06A						UNIT
			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	3.1	3.9		1	3.7	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC06A, SN74LVC06A
HEX INVERTER BUFFERS/DRIVERS
WITH OPEN-DRAIN OUTPUTS

SCAS596 – OCTOBER 1997 – REVISED NOVEMBER 1997


operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
		TYP	TYP	
C_{pd} Power dissipation capacitance per inverter	$C_L = 0, f = 10\text{ MHz}$	2	2.5	pF


PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$




LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{pd} .
 F. t_{PZL} is measured at $V_{CC}/2$.
 G. t_{PLZ} is measured at $V_{OL} + 0.15\text{ V}$.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596 – OCTOBER 1997 – REVISED NOVEMBER 1997



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$



LOAD CIRCUIT



TEST	S1
t_{pZL} (see Note F)	6 V
t_{pLZ} (see Note G)	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pD} .
 - t_{pZL} is measured at 1.5 V.
 - t_{pLZ} is measured at $V_{OL} + 0.3 \text{ V}$.

Figure 2. Load Circuit and Voltage Waveforms



SN54LVC07A, SN74LVC07A HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS595A – OCTOBER 1997 – REVISED NOVEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Inputs and Open-Drain Outputs Accept Voltages Up to 5.5 V**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (D), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description


These hex buffers/drivers are designed for 2.3-V to 3.6-V V_{CC} operation.

The outputs of the LVC07A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.


Inputs can be driven from 2.5-V, 3.3-V, or 5-V devices. This feature allows the use of these devices as translators in a mixed system environment.

The SN54LVC07A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC07A is characterized for operation from -40°C to 85°C .

SN54LVC07A . . . J OR W PACKAGE
SN74LVC07A . . . D, DGV, OR PW PACKAGE
(TOP VIEW)



SN54LVC07A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each buffer/driver)

INPUT A	OUTPUT Y
H	H
L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC07A, SN74LVC07A
HEX BUFFERS/DRIVERS
WITH OPEN-DRAIN OUTPUTS


SCAS595A – OCTOBER 1997 – REVISED NOVEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the D, DGV, J, PW, and W packages.

logic diagram, each buffer/driver (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O	-0.5 V to 6.5 V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DGV package	182°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC07A, SN74LVC07A HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS595A – OCTOBER 1997 – REVISED NOVEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVC07A		SN74LVC07A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.3	3.6	2.3	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.3 V to 2.7 V		1.7		V
		V _{CC} = 2.7 V to 3.6 V		2		
V _{IL}	Low-level input voltage	V _{CC} = 2.3 V to 2.7 V		0.7		V
		V _{CC} = 2.7 V to 3.6 V		0.8		
V _I	Input voltage	0	5.5	0	5.5	V
V _O	Output voltage	0	5.5	0	5.5	V
I _{OL}	Low-level output current	V _{CC} = 2.3 V		12		mA
		V _{CC} = 2.7 V		12		
		V _{CC} = 3 V		24		
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent the device from malfunctioning.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC07A			SN74LVC07A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OL}	I _{OL} = 100 μA	2.3 V to 3.6 V			0.2			V	
	I _{OL} = 6 mA	2.3 V			0.4		0.4		
	I _{OL} = 12 mA	2.3 V			0.7		0.7		
		2.7 V			0.4		0.4		
I _{OL} = 24 mA	3 V			0.55		0.55			
I _I	V _I = 5.5 V or GND	3.6 V		±5			±5	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V		10			10	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V		500			500	μA	
C _i	V _I = V _{CC} or GND	3.3 V		5			5	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC07A						UNIT	
			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			
			MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A	Y	1	2.8			3	1	2.9	ns

switching characteristics over recommended operating free-air temperature range, (unless otherwise noted) (see Figures 1 and 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVC07A						UNIT	
			V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V			
			MIN	MAX	MIN	MAX	MIN	MAX		
t _{pd}	A	Y	1	2.8			3	1	2.9	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-27


SN54LVC07A, SN74LVC07A
HEX BUFFERS/DRIVERS
WITH OPEN-DRAIN OUTPUTS

SCASS95A – OCTOBER 1997 – REVISED NOVEMBER 1997


operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$	UNIT
		TYP	TYP	
C_{pd} Power dissipation capacitance per buffer/driver	$C_L = 0$, $f = 10\text{ MHz}$	1.9	2.5	pF


PARAMETER MEASUREMENT INFORMATION
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$



LOAD CIRCUIT




VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES

TEST	S1
t_{pZL} (see Note F)	$2 \times V_{CC}$
t_{pLZ} (see Note G)	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
 PULSE DURATION



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pd} .
 F. t_{pZL} is measured at $V_{CC}/2$.
 G. t_{pLZ} is measured at $V_{OL} + 0.15\text{ V}$.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC07A, SN74LVC07A HEX BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS


SCAS595A - OCTOBER 1997 - REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.7 \text{ V AND } 3.3 \text{ V} \pm 0.3 \text{ V}$




LOAD CIRCUIT


TEST	S1
t_{pZL} (see Note F)	6 V
t_{pLZ} (see Note G)	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - Since this device has open-drain outputs, t_{pLZ} and t_{pZL} are the same as t_{pd} .
 - t_{pLZ} is measured at 1.5 V.
 - t_{pLZ} is measured at $V_{OL} + 0.3 \text{ V}$.

Figure 2. Load Circuit and Voltage Waveforms

SN54LVC08A, SN74LVC08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCAS283E – JANUARY 1993 – REVISED MARCH 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J)**

description


These quadruple 2-input positive-AND gates are designed for 2.7-V to 3.6-V V_{CC} operation.

The LVC08A perform the Boolean function $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-/5-V system environment.

The SN54LVC08A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC08A is characterized for operation from -40°C to 85°C .

SN54LVC08A ... J OR W PACKAGE
SN74LVC08A ... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC08A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC08A, SN74LVC08A QUADRUPLE 2-INPUT POSITIVE-AND GATES


SCAS283E – JANUARY 1993 – REVISED MARCH 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC08A, SN74LVC08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCAS283E – JANUARY 1993 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		SN54LVC08A		SN74LVC08A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	2	3.6	V
		Data retention only		1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		0.8		V
V _I	Input voltage			0	5.5	0	5.5	V
V _O	Output voltage			0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		-12		mA
		V _{CC} = 3 V		-24		-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		12		mA
		V _{CC} = 3 V		24		24		
Δt/Δv	Input transition rise or fall rate			0	8	0	8	ns/V
T _A	Operating free-air temperature			-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC08A			SN74LVC08A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V. Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC08A				SN74LVC08A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	4.1	4.8	1	4.1	4.8	ns		
t _{sk(o)} †*			1			1			ns		

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC08A, SN74LVC08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCAS283E – JANUARY 1993 – REVISED MARCH 1997


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	10	pF


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS PULSE DURATION



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{fjs} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC10A TRIPLE 3-INPUT POSITIVE-NAND GATE

SCAS284D – JANUARY 1993 – REVISED JANUARY 1997

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Inputs Accept Voltages to 5.5 V
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This triple 3-input positive-NAND gate is designed for 2.7-V to 3.6-V V_{CC} operation. The SN74LVC10A performs the Boolean function $Y = \overline{A \cdot B \cdot C}$ or $Y = \overline{A} + \overline{B} + \overline{C}$ in positive logic.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC10A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS			OUTPUT
A	B	C	Y
H	H	H	L
L	X	X	H
X	L	X	H
X	X	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

SN74LVC10A

TRIPLE 3-INPUT POSITIVE-NAND GATE


SCAS284D – JANUARY 1993 – REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC10A

TRIPLE 3-INPUT POSITIVE-NAND GATE

SCAS284D – JANUARY 1993 – REVISED JANUARY 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		0.8	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7\text{ V}$	-12	mA	
		$V_{CC} = 3\text{ V}$	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7\text{ V}$	12	mA	
		$V_{CC} = 3\text{ V}$	24		
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	MIN	TYP†	MAX	UNIT
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	2.7 V to 3.6 V	$V_{CC} - 0.2$			V
	$I_{OH} = -12\ \text{mA}$	2.7 V	2.2			
		3 V	2.4			
	$I_{OH} = -24\ \text{mA}$	3 V	2.2			
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	2.7 V to 3.6 V			0.2	V
	$I_{OL} = 12\ \text{mA}$	2.7 V			0.4	
	$I_{OL} = 24\ \text{mA}$	3 V			0.55	
I_I	$V_I = 5.5\text{ V or GND}$	3.6 V			±5	μA
I_{CC}	$V_I = V_{CC}\text{ or GND, } I_O = 0$	3.6 V			10	μA
ΔI_{CC}	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at $V_{CC}\text{ or GND}$	2.7 V to 3.6 V			500	μA
C_i	$V_I = V_{CC}\text{ or GND}$	3.3 V		5		pF

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	4.9		5.8	ns
$t_{sk(o)}^\ddagger$			1				ns

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate $C_L = 50\text{ pF, } f = 10\text{ MHz}$	11	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC10A TRIPLE 3-INPUT POSITIVE-NAND GATE


SCAS284D - JANUARY 1993 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND





VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTER

SCAS285F – MARCH 1993 – REVISED AUGUST 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description

This hex Schmitt-trigger inverter is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC14A contains six independent inverters, and performs the Boolean function $Y = \bar{A}$.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC14A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC14A is characterized for operation from -40°C to 85°C .


FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

SN54LVC14A . . . J OR W PACKAGE
SN74LVC14A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC14 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTER

SCAS285F – MARCH 1993 – REVISED AUGUST 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, N, PW, and W packages.

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply-voltage range, V_{CC}	-0.5 V to 6.5 V
Input-voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output-voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTER

SCAS285F – MARCH 1993 – REVISED AUGUST 1997

recommended operating conditions (see Note 4)

		SN54LVC14A		SN74LVC14A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5	1.5	
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	0.8	V
V _I	Input voltage	0	5.5	0	5.5	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	-12	mA
		V _{CC} = 3 V		-24	-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	12	mA
		V _{CC} = 3 V		24	24	
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC14A		SN74LVC14A		UNIT	
			MIN	TYP†	MAX	MIN		TYP†
V _{T+} Positive-going threshold		2.7 V	0.8		2	0.8	2	V
		3 V	0.8		2	0.8	2	
		3.6 V	0.8		2	0.8	2	
V _{T-} Negative-going threshold		2.7 V	0.4		1.4	0.4	1.4	V
		3 V	0.6		1.5	0.6	1.5	
		3.6 V	0.8		1.8	0.8	1.8	
ΔV _T Hysteresis (V _{T+} - V _{T-})		2.7 V	0.3		1.1	0.3	1.1	V
		3 V	0.3		1.2	0.3	1.2	
		3.6 V	0.3		1.2	0.3	1.2	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2		2.2			
	I _{OH} = -24 mA	3 V	2.4		2.4			
		3 V	2.2		2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2		V	
	I _{OL} = 12 mA	2.7 V			0.4			
	I _{OL} = 24 mA	3 V			0.55			
I _I	V _I = 5.5 V or GND	3.6 V			±5		μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10		μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500		μA	
C _I	V _I = V _{CC} or GND	3.3 V	5		5		pF	

† Typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-41

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTER

SCAS285F – MARCH 1993 – REVISED AUGUST 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC14A				SN74LVC14A				UNIT
			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	6.4		7.5	1	6.4		7.5	ns
$t_{sk(o)}^\dagger$							1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per inverter	$C_L = 50 \text{ pF}$, $f = 10 \text{ MHz}$	7	pF

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTER

SCAS285F – MARCH 1993 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286G – JANUARY 1993 – REVISED JANUARY 1998

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description


These quadruple 2-input positive-OR gates are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC32A devices perform the Boolean function $Y = A + B$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC32A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC32A is characterized for operation from -40°C to 85°C .

SN54LVC32A . . . J OR W PACKAGE
SN74LVC32A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC32A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



TEXAS
INSTRUMENTS


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286G – JANUARY 1993 – REVISED JANUARY 1998

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each gate (positive logic)‡



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286G – JANUARY 1993 – REVISED JANUARY 1998

recommended operating conditions (see Note 4)

		SN54LVC32A		SN74LVC32A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	2	3.6	V
		Data retention only		1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V			0.8		0.8	V
V _I	Input voltage	0	5.5	0	5.5			V
V _O	Output voltage	0	V _{CC}	0	V _{CC}			V
I _{OH}	High-level output current	V _{CC} = 2.7 V			-12		-12	mA
		V _{CC} = 3 V			-24		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V			12		12	mA
		V _{CC} = 3 V			24		24	
Δt/Δv	Input transition rise or fall rate	0	7	0	7			ns/V
T _A	Operating free-air temperature	-55	125	-40	85			°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC32A			SN74LVC32A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _I	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC32A				SN74LVC32A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	3.8		4.4	1.5	3.8		4.4	ns
t _{sk(o)‡}							1				ns

‡ Skew between any two outputs of the same package switching in the same direction.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC32A, SN74LVC32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCAS286G - JANUARY 1993 - REVISED JANUARY 1998

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance per gate	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	12.5	pF

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dL} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS287F - JANUARY 1993 - REVISED AUGUST 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and 300-mil DIPs (J)**

description


These dual positive-edge-triggered D-type flip-flops are designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC74A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC74A is characterized for operation from -40°C to 85°C .

SN54LVC74A . . . J OR W PACKAGE
SN74LVC74A . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC74A . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1997, Texas Instruments Incorporated

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC74A, SN74LVC74A
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH CLEAR AND PRESET
 SCAS287F – JANUARY 1993 – REVISED AUGUST 1997

FUNCTION TABLE

INPUTS				OUTPUTS	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q ₀	$\overline{\text{Q}}_0$


† This configuration is *unstable*; that is, it does not persist when $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.

logic diagram, each flip-flop (positive logic)



SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS287F – JANUARY 1993 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply-voltage range, V_{CC}	-0.5 V to 6.5 V
Input-voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output-voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVC74A		SN74LVC74A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5	1.5	
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V			0.8	V
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V			-12	mA
		$V_{CC} = 3$ V			-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V			12	mA
		$V_{CC} = 3$ V			24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN54LVC74A, SN74LVC74A

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH CLEAR AND PRESET

SCAS287F – JANUARY 1993 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC74A			SN74LVC74A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
	I _{OH} = -24 mA	3 V	2.4			2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _I	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LVC74A				SN74LVC74A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	83	0	100	0	83	MHz
t _w	Pulse duration	PRE or CLR low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns
		CLK high or low	3.3	3.3	3.3	3.3	3.3	3.3	3.3	
t _{su}	Setup time before CLK↑	Data	3	3.4	3	3.4	3	3.4	3	ns
		PRE or CLR inactive	2	2.2	2	2.2	2	2.2	2	
t _h	Hold time, data after CLK↑	1	1	1	1	0	1	1	1	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC74A				SN74LVC74A				UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			100	83	100	83	100	83	100	83	MHz
t _{pd}	CLK	Q or Q̄	1	5.2	6	5.2	1	5.2	6	5.2	ns
	PRE or CLR		1	5.4	6.4	5.4	1	5.4	6.4	5.4	
t _{sk(o)} *‡							1				ns

* For products compliant to MIL-PRF-38535, this parameter does not apply.

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25° C


PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	C _L = 50 pF, f = 10 MHz	27 pF



SN54LVC74A, SN74LVC74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SCAS287F – JANUARY 1993 – REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES


SCAS288E – JANUARY 1993 – REVISED NOVEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPS**

SN54LVC86A . . . J OR W PACKAGE
SN74LVC86A . . . D, DB, DGV, OR PW PACKAGE
(TOP VIEW)



SN54LVC86A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

description

These quadruple 2-input exclusive-OR gates are designed for 2.7-V to 3.6-V V_{CC} operation. The LVC86A devices perform the Boolean function $Y = A \oplus B$ or $Y = \overline{A}B + A\overline{B}$ in positive logic.

A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC86A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC86A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288E – JANUARY 1993 – REVISED NOVEMBER 1997


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, DGV, J, PW, and W packages.

exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.




These five equivalent exclusive-OR symbols are valid for an SN74LVC86A gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e., $A = B$).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288E – JANUARY 1993 – REVISED NOVEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This value is limited to 4.6 V maximum.

3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVC86A		SN74LVC86A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5	1.5	
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	0.8	V
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12	-12	mA
		$V_{CC} = 3$ V		-24	-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	12	mA
		$V_{CC} = 3$ V		24	24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	9	0	9	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288E – JANUARY 1993 – REVISED NOVEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC86A			SN74LVC86A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
		3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _I	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC86A				SN74LVC86A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.6	5.6	1	4.6	5.6	ns		
t _{sk(o)†}			1*			1			ns		

* On products not compliant to MIL-PRF-38535, this parameter is not production tested.

† Skew between any two outputs of the same package switching in the same direction.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per gate	C _L = 50 pF, f = 10 MHz	8.5 pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





SN54LVC86A, SN74LVC86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SCAS288E – JANUARY 1993 – REVISED NOVEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D - JANUARY 1993 - REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual negative-edge-triggered J-K flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the J and K inputs meeting the setup time requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the J and K inputs can be changed without affecting the levels at the outputs. The SN74LVC112A can perform as a toggle flip-flop by tying J and K high.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC112A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS					OUTPUTS	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	J	K	Q	$\overline{\text{Q}}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H [†]	H [†]
H	H	↓	L	L	Q_0	\overline{Q}_0
H	H	↓	H	L	H	L
H	H	↓	L	H	L	H
H	H	↓	H	H	Toggle	
H	H	H	X	X	Q_0	\overline{Q}_0

[†] The output levels in this configuration may not meet the minimum levels for V_{OH} . Furthermore, this configuration is unstable; that is, it does not persist when either $\overline{\text{PRE}}$ or $\overline{\text{CLR}}$ returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC112A
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET


SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each flip-flop (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC112A DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D – JANUARY 1993 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	113°C/W
DB package	131°C/W
PW package	149°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

SCAS289D - JANUARY 1993 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V		4.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		ns
t _{su}	Setup time	Data before CLK↓	3.1	2.3		ns
		PRE or CLR inactive	2.4	1.1		
t _h	Hold time, data after CLK↓	2.5		0.7		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
f _{max}			150			150		MHz
t _{pd}	CLR or PRE	Q or Q̄	1	3.4	4.8	5.5		ns
	CLK		1	3.5	5.9	7.1		

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop Outputs enabled	24	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVC112A
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET

SCAS289D - JANUARY 1993 - REVISED JANUARY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




**VOLTAGE WAVEFORMS
PULSE DURATION**




**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS**

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS290D – JANUARY 1993 – REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**D, DB, OR PW PACKAGE
(TOP VIEW)**



description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V V_{CC} operation. The SN74LVC125A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC125A is characterized for operation from -40°C to 85°C .

**FUNCTION TABLE
(each buffer)**

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-67


SN74LVC125A

QUADRUPLE BUS BUFFER GATE

WITH 3-STATE OUTPUTS


SCAS290D – JANUARY 1993 – REVISED JANUARY 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC125A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS290D – JANUARY 1993 – REVISED JANUARY 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	0	V _{CC}	V	
I _{OH}	High-level output current	V _{CC} = 2.7 V	-12		mA
		V _{CC} = 3 V	-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12		mA
		V _{CC} = 3 V	24		
Δt/Δv	Input transition rise or fall rate	0	8	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V			5	pF
C _o	V _O = V _{CC} or GND	3.3 V			5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.8	5.5		ns
t _{en}	OE	Y	1	5.4	6.6		ns
t _{dis}	OE	Y	1	4.6	5		ns
t _{sk(o)†}			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-69


SN74LVC125A
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS

SCAS290D – JANUARY 1993 – REVISED JANUARY 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$



PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate $C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	15	pF

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND





VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC126A QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339D – MARCH 1994 – REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple bus buffer gate is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC126A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVC126A
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS
 SCAS339D – MARCH 1994 – REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



SN74LVC126A

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SCAS339D – MARCH 1994 – REVISED JANUARY 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	2.7	3.6	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V
V _I	Input voltage	0	5.5	V
V _O	Output voltage	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12
		V _{CC} = 3 V		-24
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12
		V _{CC} = 3 V		24
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _A	Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V		4.5		pF
C _o	V _O = V _{CC} or GND	3.3 V		7		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	4.7		5.2	ns
t _{en}	OE	Y	1	5.7		6.3	ns
t _{dis}	OE	Y	1.3	6		6.7	ns
t _{sk(o)‡}				1			ns

‡ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SN74LVC126A
QUADRUPLE BUS BUFFER GATE
WITH 3-STATE OUTPUTS
 SCAS339D – MARCH 1994 – REVISED JANUARY 1997


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	22	pF
			4	


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS291F – MARCH 1993 – REVISED MARCH 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK) and Flat (W) Packages, and DIPs (J)**

description

These 3-line to 8-line decoders/demultiplexers are designed for 2.7-V to 3.6-V V_{CC} operation.


The 'LVC138A are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC138A is characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LVC138A is characterized for operation from -40° C to 85° C.

SN54LVC138A ... J OR W PACKAGE
SN74LVC138A ... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVC138A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC138A, SN74LVC138A



3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS291F – MARCH 1993 – REVISED MARCH 1997

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	G2A	G2B	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	L	H	H	H	H	H	L	H	H	H
H	L	L	H	H	L	H	H	H	H	H	L	H	H
H	L	L	H	H	H	H	H	H	H	H	H	L	L

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, DB, J, PW, and W packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS291F – MARCH 1993 – REVISED MARCH 1997

logic diagram (positive logic)



Pin numbers shown are for the D, DB, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	113°C/W
DB package	131°C/W
PW package	149°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS291F – MARCH 1993 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		SN54LVC138A		SN74LVC138A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	2	3.6	V
		Data retention only		1.5		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V			0.8		0.8	V
V _I	Input voltage	0	5.5	0	5.5			V
V _O	Output voltage	0	V _{CC}	0	V _{CC}			V
I _{OH}	High-level output current	V _{CC} = 2.7 V			-12		-12	mA
		V _{CC} = 3 V			-24		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V			12		12	mA
		V _{CC} = 3 V			24		24	
Δt/Δv	Input transition rise or fall rate	0	10	0	10			ns/V
T _A	Operating free-air temperature	-55	125	-40	85			°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC138A			SN74LVC138A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
		I _{OL} = 24 mA	3 V	0.55			0.55		
I _I	V _I = 5.5 V or GND	3.6 V	±5			±5			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±10			±10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	10			10			μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	5			5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCAS291F – MARCH 1993 – REVISED MARCH 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC138A				SN74LVC138A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A or B or C	Y	1	6.7	7.9		1	6.7	7.9	ns	
	G2A or G2B		1	6.5	7.4		1	6.5	7.4		
	G1		1	5.8	6.4		1	5.8	6.4		
$t_{sk(o)}^{\dagger*}$			1				1		ns		

* On products compliant to MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50$ pF, $f = 10$ MHz	27	pF



SN54LVC138A, SN74LVC138A 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS





SCAS291F – MARCH 1993 – REVISED MARCH 1997

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pZL} and t_{pZH} are the same as t_{on} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVC139A

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341E – MARCH 1994 – REVISED JANUARY 1998

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Inputs Accept Voltages to 5.5 V**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This dual 2-line to 4-line decoder/demultiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The device comprises two individual 2-line to 4-line decoders in a single package. The active-low enable (\bar{G}) input can be used as a data line in demultiplexing applications. These decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC139A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each decoder/demultiplexer)

INPUTS		OUTPUTS				
		SELECT		Y3	Y2	Y1
\bar{G}	B	A	Y3	Y2	Y1	Y0
	L	L	L	H	H	H
L	L	H	H	H	L	H
L	H	L	H	L	H	H
L	H	H	L	H	H	H
H	X	X	H	H	H	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN74LVC139A DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER


SCAS341E – MARCH 1994 – REVISED JANUARY 1998

logic symbols (alternatives)†



† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC139A

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341E – MARCH 1994 – REVISED JANUARY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$)	–50 mA
Continuous output current, I_O	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	113°C/W
DB package	131°C/W
PW package	149°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JE5D 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12	mA
		$V_{CC} = 3$ V		–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall time	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74LVC139A

DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER

SCAS341E – MARCH 1994 – REVISED JANUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V			5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	6.2		7.3	ns
	G		1	4.7		5.2	
t _{sk(o)‡}				1		1	ns

‡ Skew between any two outputs of the same package switching in the same direction.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 0, f = 10 MHz	30.5	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC139A DUAL 2-LINE TO 4-LINE DECODER/DEMULTIPLEXER


SCAS341E – MARCH 1994 – REVISED JANUARY 1998

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74LVC157A

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292D – JANUARY 1993 – REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC157A features a common strobe (\overline{G}) input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The device provides true data.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC157A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

	INPUTS				OUTPUT Y
	\overline{G}	$\overline{A/B}$	A	B	
H	X	X	X	X	L
L	L	L	L	X	L
L	L	L	H	X	H
L	H	X	L	L	L
L	H	X	H	H	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER


SCAS292D - JANUARY 1993 - REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC157A

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292D – JANUARY 1993 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	113°C/W
DB package	131°C/W
PW package	149°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC157A

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292D - JANUARY 1993 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V	5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	5.2	5.9		ns
	A/B		1	6.8	8.1		
	\overline{G}		1	6.5	7.8		
t _{sk(o)†}			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	16	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC157A


QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER

SCAS292D – JANUARY 1993 – REVISED JANUARY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74LVC240A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS293D – JANUARY 1993 – REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)** < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)** > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC240A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC240A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

7-93

SN74LVC240A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCAS293D - JANUARY 1993 - REVISED JUNE 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC240A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS293D - JANUARY 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12		mA
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12		mA
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	6	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC240A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS293D – JANUARY 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			10	μA
	3.6 V ≤ V _I ≤ 5.5 V‡					10	
ΔI _{CC}	One input at V _{CC} - 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V			4	pF
C _o	V _O = V _{CC} or GND		3.3 V			5.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.3	6.5	7.5		ns
t _{en}	\overline{OE}	Y	1.1	8	9		ns
t _{dis}	\overline{OE}	Y	1.4	7	8		ns
t _{sk(o)} §			1				ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	32	pF
		Outputs disabled	3	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC244A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS414G – NOVEMBER 1992 – REVISED SEPTEMBER 1997

- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Package Options Include Shrink Small-Outline (DB), Plastic Small-Outline (DW), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC244A is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC244A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265



Copyright © 1997, Texas Instruments Incorporated

SN74LVC244A

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS



SCAS414G – NOVEMBER 1992 – REVISED SEPTEMBER 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC244A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS414G – NOVEMBER 1992 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5		V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
T _A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
V _{OL}	I _{OH} = -24 mA		3 V	2.2			V
	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			+5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND		3.6 V	I _O = 0		10	μA
	3.6 V ≤ V _I ≤ 5.5 V‡			10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V			4	pF
C _o	V _O = V _{CC} or GND		3.3 V			5.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.5	4.9		5.9	ns
t _{en}	\overline{OE}	Y	1.5	6.2		7.6	ns
t _{dis}	\overline{OE}	Y	1.5	6.5		7	ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVC244A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS414G – NOVEMBER 1992 – REVISED SEPTEMBER 1997





operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	$C_L = 0$, $f = 10\text{ MHz}$	44	pF
	Outputs enabled		2	
	Outputs disabled			

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PHZ} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVCH244A, SN74LVCH244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCES009E – JULY 1995 - REVISED SEPTEMBER 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Package, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs**

SN54LVCH244A . . . J OR W PACKAGE
SN74LVCH244A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVCH244A . . . FK PACKAGE
(TOP VIEW)



description

These octal buffers/line drivers are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVCH244A are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, these devices pass data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVCH244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVCH244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

7-101

SN54LVCH244A, SN74LVCH244A

OCTAL BUFFERS/DRIVERS


WITH 3-STATE OUTPUTS

SCES009E - JULY 1995 - REVISED SEPTEMBER 1997

FUNCTION TABLE
(each buffer)


INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES009E – JULY 1995 - REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVCH244A		SN74LVCH244A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	High or low state		0	V_{CC}	V
		3 state		0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12		mA
		$V_{CC} = 3$ V		-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12		mA
		$V_{CC} = 3$ V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCES009E – JULY 1995 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVCH244A			SN74LVCH244A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	±15			±5			μA
I _{off}	V _I or V _O = 5.5 V	0				±10			μA
I _I (hold)	V _I = 0.8 V	3 V	75			75			μA
	V _I = 2 V		-75			-75			
	V _I = 0 to 3.6 V†	3.6 V	±500			±500			
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15			±10			μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			10			μA
	3.6 V ≤ V _I ≤ 5.5 V§		3.6 V			10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	4 12			4			pF
C _o	V _O = V _{CC} or GND	3.3 V	5.5 12			5.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCES009E - JULY 1995 - REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVCH244A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	6.5	7.5	ns	
t_{en}	\overline{OE}	Y	1	8	9	ns	
t_{dis}	\overline{OE}	Y	1	7	8	ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVCH244A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1.5	4.9	5.9	ns	
t_{en}	\overline{OE}	Y	1	6.2	7.6	ns	
t_{dis}	\overline{OE}	Y	1.5	6.5	7	ns	

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	47	pF
		Outputs disabled	2	



SN54LVCH244A, SN74LVCH244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCES009E - JULY 1995 - REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2244A OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS572D – APRIL 1996 – REVISED SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal buffer/line driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC2244A is organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2244A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT	
\overline{OE}	A	Y	
L	H	H	
L	L	L	
H	X	Z	



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

7-107

SN74LVC2244A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS572D – APRIL 1996 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V	-8		mA
		V _{CC} = 3 V	-12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	8		mA
		V _{CC} = 3 V	12		
Δt/Δv	Input transition rise or fall rate	0	10	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA		2.7 V	2.2			
	I _{OH} = -6 mA		3 V	2.4			
	I _{OH} = -8 mA		2.7 V	2			
	I _{OH} = -12 mA		3 V	2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 4 mA		2.7 V			0.4	
	I _{OL} = 6 mA		3 V			0.55	
	I _{OL} = 8 mA		2.7 V			0.6	
	I _{OL} = 12 mA		3 V			0.8	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			10	μA
	3.6 V ≤ V _I ≤ 5.5 V‡					10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V			4	pF
C _o	V _O = V _{CC} or GND		3.3 V			5.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2244A
OCTAL BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS572D – APRIL 1996 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1.5	5.5	6.4		ns
t_{en}	\overline{OE}	Y	1	7.1	8.1		ns
t_{dis}	\overline{OE}	Y	1.5	6.8	7.3		ns

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	46	pF
		Outputs disabled	2	

$C_L = 0$, $f = 10 \text{ MHz}$







POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74LVC245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS218G – JANUARY 1993 – REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC245A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

SN74LVC245A

OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCAS218G – JANUARY 1993 – REVISED JUNE 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC245A
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS218G – JANUARY 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta V/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC245A
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS218G – JANUARY 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
V _{OL}		I _{OH} = -24 mA	3 V	2.2			V
		I _{OL} = 100 µA	2.7 V to 3.6 V			0.2	
			2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	µA
I _{off}		V _I or V _O = 5.5 V	0			±10	µA
I _{OZ} ‡		V _O = 0 to 5.5 V	3.6 V			±10	µA
I _{CC}		V _I = V _{CC} or GND	3.6 V			10	µA
		3.6 V ≤ V _I ≤ 5.5 V§		I _O = 0		10	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	µA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			5.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.5	6.3	7.3		ns
t _{en}	$\overline{\text{OE}}$	A or B	1.5	8.5	9.5		ns
t _{dis}	$\overline{\text{OE}}$	A or B	1.7	7.5	8.5		ns
t _{sk(o)} ¶			1				ns

¶ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	45	pF
		Outputs disabled	2	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
 PULSE DURATION




VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN54LVCH245A, SN74LVCH245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS


SCES008D - JULY 1995 - REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) DIPs**

SN54LVCH245A . . . J OR W PACKAGE
SN74LVCH245A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVCH245A . . . FK PACKAGE
(TOP VIEW)



description

These octal bus transceivers are designed for 2.7-V to 3.6-V V_{CC} operation.

The LVCH245A are designed for asynchronous communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54LVCH245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVCH245A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

SN54LVCH245A, SN74LVCH245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
 SCES008D - JULY 1995 - REVISED JUNE 1997

FUNCTION TABLE


INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVCH245A, SN74LVCH245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCES008D - JULY 1995 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVCH245A		SN74LVCH245A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	2	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		0.8	V
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		-12		-12	mA
	$V_{CC} = 3$ V		-24		-24	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		12		12	mA
	$V_{CC} = 3$ V		24		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	0	10	ns/V
T_A Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN54LVCH245A, SN74LVCH245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCES008D - JULY 1995 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVCH245A			SN74LVCH245A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±15			μA
I _{off}		V _I or V _O = 5.5 V	0						±10 μA
I _I (hold)	V _I = 0.8 V	3 V	75			75			μA
	V _I = 2 V		-75			-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			±500			
I _{OZ} §	V _O = 0 to 5.5 V	3.6 V	±15			±10			μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			10			μA
	3.6 V ≤ V _I ≤ 5.5 V¶		10			10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4 12			pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			5.5 12			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

¶ This applies in the disabled state only.



SN54LVCH245A, SN74LVCH245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS
SCES008D - JULY 1995 - REVISED JUNE 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVCH245A				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1	7	8		ns
t_{en}	\overline{OE}	A or B	1	8.5	9.5		ns
t_{dis}	\overline{OE}	A or B	1	7.5	8.5		ns
$t_{sk(o)}^\dagger$			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVCH245A				UNIT
			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1.5	6.3	7.3		ns
t_{en}	\overline{OE}	A or B	1.5	8.5	9.5		ns
t_{dis}	\overline{OE}	A or B	1.7	7.5	8.5		ns
$t_{sk(o)}^\dagger$			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	47	pF
		Outputs disabled	2	


SN54LVCH245A, SN74LVCH245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCES008D - JULY 1995 - REVISED JUNE 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{ds} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCR2245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS581B – NOVEMBER 1996 – REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCR2245A is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVCR2245A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCR2245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS581B - NOVEMBER 1996 - REVISED JUNE 1997

FUNCTION TABLE


INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCR2245A
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS581B – NOVEMBER 1996 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC} Supply voltage	Operating	2	3.6	V
	Data retention only	1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I Input voltage		0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	V
	3 state	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		-8	mA
	$V_{CC} = 3$ V		-12	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		8	mA
	$V_{CC} = 3$ V		12	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	ns/V
T_A Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVCR2245A
OCTAL BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS581B – NOVEMBER 1996 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		V_{CC}	MIN	TYP†	MAX	UNIT
V_{OH}	$I_{OH} = -100 \mu A$	2.7 V to 3.6 V	$V_{CC}-0.2$			V
	$I_{OH} = -4 \text{ mA}$	2.7 V	2.2			
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
	$I_{OH} = -8 \text{ mA}$	2.7 V	2			
	$I_{OH} = -12 \text{ mA}$	3 V	2			
V_{OL}	$I_{OL} = 100 \mu A$	2.7 V to 3.6 V			0.2	V
	$I_{OL} = 4 \text{ mA}$	2.7 V			0.4	
	$I_{OL} = 6 \text{ mA}$	3 V			0.55	
	$I_{OL} = 8 \text{ mA}$	2.7 V			0.6	
	$I_{OL} = 12 \text{ mA}$	3 V			0.8	
I_I	Control inputs $V_I = 0 \text{ to } 5.5 \text{ V}$	3.6 V			± 5	μA
I_{off}	$V_I \text{ or } V_O = 5.5 \text{ V}$	0			± 10	μA
I_{OZ}^\ddagger	$V_O = 0 \text{ to } 5.5 \text{ V}$	3.6 V			± 10	μA
I_{CC}	$V_I = V_{CC} \text{ or GND, } I_O = 0$	3.6 V			10	μA
ΔI_{CC}	One input at $V_{CC} - 0.6 \text{ V, } I_O = 0$ Other inputs at $V_{CC} \text{ or GND}$	2.7 V to 3.6 V			500	μA
C_i	Control inputs $V_I = V_{CC} \text{ or GND}$	3.3 V			4	pF
C_{IO}	A or B ports $V_O = V_{CC} \text{ or GND}$	3.3 V			5.5	pF

† All typical values are at $V_{CC} = 3.3 \text{ V, } T_A = 25^\circ C$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1.5	6.3		7.3	ns
t_{en}	\overline{OE}	A or B	1.5	8.2		9.5	ns
t_{dis}	\overline{OE}	A or B	1.7	7.8		8.5	ns
$t_{sk(o)}^\S$				1			ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3 \text{ V, } T_A = 25^\circ C$


PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	$C_L = 0, f = 10 \text{ MHz}$	48	pF
		Outputs disabled		4	




SN74LVCR2245A OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS581B - NOVEMBER 1996 - REVISED JUNE 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{PZL} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74LVC4245 OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS

SCAS375C – MARCH 1994 – REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **3.3-V to 5-V Bidirectional Level Shifter**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**DB, DW, OR PW PACKAGE
(TOP VIEW)**



description

This 8-bit (octal) noninverting bus transceiver contains two separate supply rails; B port has V_{CCB} , which is set at 3.3 V, and A port has V_{CCA} , which is set at 5 V. This allows for translation from a 3.3-V to a 5-V environment, and vice versa.

The SN74LVC4245 is designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.


The SN74LVC4245 pinout allows the designer to switch to a normal all-3.3-V or all-5-V 20-pin '245 device without board re-layout. The designer uses the datapaths for pins 2 through 11 and 14 through 23 of the SN74LVC4245 to achieve the conventional '245 layout.

The SN74LVC4245 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic diagram (positive logic)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

7-131

PRODUCT PREVIEW

SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375C – MARCH 1994 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range for V_{CCA} at 5 V (unless otherwise noted)†

Supply voltage range, V_{CCA}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CCA} + 0.5$ V
Output voltage range, V_O (see Note 1)	-0.5 V to $V_{CCA} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CCA}$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCA}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCA})	±50 mA
Continuous current through each V_{CCA} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	104°C/W
..... DW package	81°C/W
..... PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. This value is limited to 6 V maximum.
 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

PRODUCT PREVIEW

absolute maximum ratings over operating free-air temperature range for V_{CCB} at 3.3 V (unless otherwise noted)†

Supply voltage range, V_{CCB}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 3): Except I/O ports	-0.5 V to 4.6 V
..... I/O ports	-0.5 V to $V_{CCB} + 0.5$ V
Output voltage range, V_O (see Note 3)	-0.5 V to $V_{CCB} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CCB}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CCB})	±50 mA
Continuous current through V_{CCB} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 2): DB package	104°C/W
..... DW package	81°C/W
..... PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.
 3. This value is limited to 4.6 V maximum.



SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375C – MARCH 1994 – REVISED JANUARY 1997

recommended operating conditions for V_{CCA} at 5 V (see Note 4)

	MIN	MAX	UNIT
V_{CCA} Supply voltage	4.5	5.5	V
V_{IH} High-level input voltage	2		V
V_{IL} Low-level input voltage		0.8	V
V_I Input voltage	0	V_{CCA}	V
V_O Output voltage	0	V_{CCA}	V
I_{OH} High-level output current		-24	mA
I_{OL} Low-level output current		24	mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	ns/V
T_A Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

recommended operating conditions for V_{CCB} at 3.3 V (see Note 4)

	MIN	MAX	UNIT
V_{CCB} Supply voltage	2.7	3.6	V
V_{IH} High-level input voltage	$V_{CCB} = 2.7\text{ V to }3.6\text{ V}$		V
V_{IL} Low-level input voltage	$V_{CCB} = 2.7\text{ V to }3.6\text{ V}$		0.8 V
V_I Input voltage	0	V_{CCB}	V
V_O Output voltage	0	V_{CCB}	V
I_{OH} High-level output current	$V_{CCB} = 2.7\text{ V}$		-12 mA
	$V_{CCB} = 3\text{ V}$		-24 mA
I_{OL} Low-level output current	$V_{CCB} = 2.7\text{ V}$		12 mA
	$V_{CCB} = 3\text{ V}$		24 mA
$\Delta t/\Delta v$ Input transition rise or fall rate	0	10	ns/V
T_A Operating free-air temperature	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW



SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS

SCAS375C – MARCH 1994 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range for $V_{CCA} = 5\text{ V}$ (unless otherwise noted) (see Note 5)

PARAMETER		TEST CONDITIONS	V_{CCA}	MIN	TYP†	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	4.5 V	4.3			V
			5.5 V	5.3			
		$I_{OH} = -24\ \text{mA}$	4.5 V	3.7			
			5.5 V	4.7			
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	4.5 V			0.2	V
			5.5 V			0.2	
		$I_{OL} = 24\ \text{mA}$	4.5 V			0.55	
			5.5 V			0.55	
I_I	Control inputs	$V_I = V_{CCA}$ or GND	5.5 V			5	μA
I_{OZ}^\ddagger	A or B ports	$V_O = V_{CCA}$ or GND	5.5 V				μA
I_{CC}		$V_I = V_{CCA}$ or GND, $I_O = 0$	5.5 V				μA
ΔI_{CC}^\S		One input at 3.4 V, Other inputs at V_{CCA} or GND					μA
C_i	Control inputs	$V_I = V_{CCA}$ or GND	5 V				pF
C_{iO}	A or B ports	$V_O = V_{CCA}$ or GND	5 V				pF

† All typical values are measured at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the corresponding V_{CC} .

NOTE 5: $V_{CCB} = 2.7\text{ V to }3.6\text{ V}$

electrical characteristics over recommended operating free-air temperature range for $V_{CCB} = 3.3\text{ V}$ (unless otherwise noted) (see Note 6)

PARAMETER		TEST CONDITIONS	V_{CCB}	MIN	TYP†	MAX	UNIT
V_{OH}		$I_{OH} = -100\ \mu\text{A}$	2.7 V to 3.6 V	$V_{CC} - 0.2$			V
			2.7 V	2.2			
		$I_{OH} = -12\ \text{mA}$	3 V	2.4			
			3 V	2			
V_{OL}		$I_{OL} = 100\ \mu\text{A}$	2.7 V to 3.6 V			0.2	V
			2.7 V			0.4	
		$I_{OL} = 12\ \text{mA}$	3 V			0.55	
			3 V			0.55	
I_I	Control inputs	$V_I = V_{CCB}$ or GND	3.6 V			5	μA
I_{OZ}^\ddagger		$V_O = V_{CCB}$ or GND	3.6 V				μA
I_{CC}		$V_I = V_{CCB}$ or GND, $I_O = 0$	3.6 V				μA
ΔI_{CC}^\S		One input at $V_{CCB} - 0.6\text{ V}$, Other inputs at V_{CCB} or GND	2.7 V to 3.6 V				μA
C_i	Control inputs	$V_I = V_{CCB}$ or GND	3.3 V				pF
C_{iO}	A or B ports	$V_O = V_{CCB}$ or GND	3.3 V				pF

† All typical values are measured at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or the corresponding V_{CC} .

NOTE 6: $V_{CCA} = 5\text{ V} \pm 0.5\text{ V}$

PRODUCT PREVIEW




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC4245 OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER WITH 3-STATE OUTPUTS


SCAS375C – MARCH 1994 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION FOR THE A PORT




LOAD CIRCUIT


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms


PRODUCT PREVIEW



SN74LVC4245
OCTAL BUS TRANSCEIVER AND 3.3-V TO 5-V SHIFTER
WITH 3-STATE OUTPUTS


SCAS375C – MARCH 1994 – REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION FOR THE B PORT




TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	7 V
t_{PHZ}/t_{PZH}	GND


LOAD CIRCUIT



**VOLTAGE WAVEFORMS
PULSE DURATION**



**VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING**

- NOTES: E. C_L includes probe and jig capacitance.
 F. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 G. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 H. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

PRODUCT PREVIEW



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVC257A

QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS294D - JANUARY 1993 - REVISED JANUARY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Inputs Accept Voltages to 5.5 V**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

D, DB, OR PW PACKAGE
(TOP VIEW)



description

This quadruple 2-line to 1-line data selector/multiplexer is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC257A is designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (\overline{OE}) input is at a high logic level.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC257A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS				OUTPUT
\overline{OE}	A/B	A	B	Y
H	X	X	X	Z
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC257A
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS


SCAS294D - JANUARY 1993 - REVISED JANUARY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC257A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS

SCAS294D – JANUARY 1993 – REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	113°C/W
DB package	131°C/W
PW package	149°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC257A
QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER
WITH 3-STATE OUTPUTS

SCAS294D – JANUARY 1993 – REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 5.5 V or GND	3.6 V			±5	μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10	μA
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V		5		pF
C _o	V _O = V _{CC} or GND	3.3 V		5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	Y	1	4.6	5.4		ns
	$\overline{A/B}$		1	6.4	7.5		
t _{en}	\overline{OE}	Y	1	5.6	6.7		ns
t _{dis}	\overline{OE}	Y	1	4.3	4.7		ns
t _{sk(o)†}			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	15.5	pF




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC257A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER WITH 3-STATE OUTPUTS


SCAS294D - JANUARY 1993 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LVC373A, SN74LVC373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS295H – JANUARY 1993 – REVISED AUGUST 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) Dips**

description

These octal transparent D-type latches are designed for 2.7-V to 3.6-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVC373A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC373A is characterized for operation from -40°C to 85°C .

SN54LVC373A . . . J OR W PACKAGE
SN74LVC373A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC373A . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVC373A, SN74LVC373A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCAS295H - JANUARY 1993 - REVISED AUGUST 1997

FUNCTION TABLE
 (each latch)


INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC373A, SN74LVC373A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCAS295H - JANUARY 1993 - REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVC373A		SN74LVC373A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	2	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		0.8	V
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		-12		-12	mA
	$V_{CC} = 3$ V		-24		-24	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		12		12	mA
	$V_{CC} = 3$ V		24		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	0	10	ns/V
T_A Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN54LVC373A, SN74LVC373A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCAS295H – JANUARY 1993 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC373A			SN74LVC373A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2			0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	±5			±5			μA
I _{off}	V _I or V _O = 5.5 V	0				±10			μA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15			±10			μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			15			10
	3.6 V ≤ V _I ≤ 5.5 V‡					15			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	4 12			4			pF
C _o	V _O = V _{CC} or GND	3.3 V	5.5 12			5.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVC373A				SN74LVC373A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before LE↓	2		2		2		2		ns
t _h	Hold time, data after LE↓	2		2		1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC373A				SN74LVC373A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	1	7.5	8.5	1.5	6.8	7.8		ns	
	LE		1	8.5	9.5	2	7.6	8.2			
t _{en}	OE	Q	1	7.7	8.7	1.5	7.7	8.7		ns	
t _{dis}	OE	Q	0.5	7	8	1.5	7	7.6		ns	
t _{sk(o)} §			1		1					ns	

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SN54LVC373A, SN74LVC373A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS295H - JANUARY 1993 - REVISED AUGUST 1997





operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per latch	Outputs enabled	46	pF
		Outputs disabled	3	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC374A, SN74LVC374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS296G – JANUARY 1993 – REVISED JULY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), Ceramic Flat (W) Packages, and Ceramic (J) DIPs**

description

These octal edge-triggered D-type flip-flops are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC374A feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVC374A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC374A is characterized for operation from -40°C to 85°C .

SN54LVC374A . . . J OR W PACKAGE
SN74LVC374A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC374A . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVC374A, SN74LVC374A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCAS296G - JANUARY 1993 - REVISED JULY 1997

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC374A, SN74LVC374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS296G – JANUARY 1993 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVC374A		SN74LVC374A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	2	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		0.8	V
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		–12		–12	mA
	$V_{CC} = 3$ V		–24		–24	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		12		12	mA
	$V_{CC} = 3$ V		24		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	0	10	ns/V
T_A Operating free-air temperature		–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC374A, SN74LVC374A
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCAS296G – JANUARY 1993 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC374A			SN74LVC374A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
		3 V	2.4			2.4			
	I _{OH} = -24 mA	3 V	2.2			2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V				0.2			V
	I _{OL} = 12 mA	2.7 V				0.4			
	I _{OL} = 24 mA	3 V				0.55			
I _I	V _I = 0 to 5.5 V	3.6 V				±5			μA
I _{off}	V _I or V _O = 5.5 V	0				±10			μA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V				±15			μA
I _{CC}	V _I = V _{CC} or GND	3.6 V	I _O = 0			15			10
	3.6 V ≤ V _I ≤ 5.5 V‡					15			10
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V				500			μA
C _I	V _I = V _{CC} or GND	3.3 V				4 12			pF
C _O	V _O = V _{CC} or GND	3.3 V				5.5 12			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVC374A				SN74LVC374A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	100	0	80	0	100	0	80	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2		2		2		2		ns
t _h	Hold time, data after CLK↑	1.5		1.5		1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC374A				SN74LVC374A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			100		80		100		80		MHz
t _{pd}	CLK	Q	1	8.5	9.5	1.5	7	8.1		ns	
t _{en}	\overline{OE}	Q	1	8.5	9.5	1.5	7.5	8.5		ns	
t _{dis}	\overline{OE}	Q	1	7	8	1.5	6.5	7.1		ns	
t _{sk(o)} [§]			1				1				ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SN54LVC374A, SN74LVC374A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS296G – JANUARY 1993 – REVISED JULY 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT	
C_{pd}	Power dissipation capacitance per flip-flop	Outputs enabled Outputs disabled	$C_L = 0$, $f = 10\text{ MHz}$	54.5 13.5	pF

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS297F – JANUARY 1993 – REVISED SEPTEMBER 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs

description

These octal buffers/drivers are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC540A are ideal for driving bus lines or buffer memory address registers. These devices feature inputs and outputs on opposite sides of the package that facilitate printed circuit board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54LVC540A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC540A is characterized for operation from -40°C to 85°C .

SN54LVC540A . . . J OR W PACKAGE
SN74LVC540A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC540A . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC540A, SN74LVC540A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCAS297F – JANUARY 1993 – REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC540A, SN74LVC540A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS297F – JANUARY 1993 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVC540A		SN74LVC540A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
V _I	Input voltage	0	5.5	0	5.5	V
V _O	Output voltage	High or low state		0	V _{CC}	V
		3 state		0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		mA
		V _{CC} = 3 V		-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		mA
		V _{CC} = 3 V		24		
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC540A		SN74LVC540A		UNIT
			MIN	TYP†	MAX	MIN	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		2.2		
		3 V	2.4		2.4		
		3 V	2.2		2.2		
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		0.4		
	I _{OL} = 24 mA	3 V	0.55		0.55		
I _I	V _I = 0 to 5.5 V	3.6 V	±5		±5		μA
I _{off}	V _I or V _O = 5.5 V	0	±30		±10		μA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15		±10		μA
I _{CC}	V _I = V _{CC} or GND	3.6 V	20		10		μA
	3.6 V ≤ V _I ≤ 5.5 V‡		20		10		
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		500		μA
C _I	V _I = V _{CC} or GND	3.3 V	4		4		pF
C _O	V _O = V _{CC} or GND	3.3 V	5.5		5.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.



SN54LVC540A, SN74LVC540A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS297F – JANUARY 1993 – REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC540A				SN74LVC540A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	5.3	7.1	1.4	5.3	7.1	ns		
t_{en}	\overline{OE}	Y	1	6.6	8	1.1	6.6	8	ns		
t_{dis}	\overline{OE}	Y	1	7.4	8.2	1.8	7.4	8.2	ns		
$t_{sk(o)}^{*\dagger}$						1			ns		

* On products compliant with MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	31	pF
		Outputs disabled	3	



SN54LVC540A, SN74LVC540A
 OCTAL BUFFERS/DRIVERS
 WITH 3-STATE OUTPUTS

SCAS297F – JANUARY 1993 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{pZL} and t_{pZH} are the same as t_{en} .
 - t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 - t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LVC541A, SN74LVC541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS298F – JANUARY 1993 – REVISED SEPTEMBER 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)** < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)** > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description

These octal buffers/drivers are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC541A are ideal for driving bus lines or buffering memory address registers. These devices feature inputs and outputs on opposite sides of the package to facilitate printed circuit board layout.


The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all eight outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC541A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC541A is characterized for operation from -40°C to 85°C .

SN54LVC541A . . . J OR W PACKAGE
SN74LVC541A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC541A . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC541A, SN74LVC541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


SCAS298F - JANUARY 1993 - REVISED SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC541A, SN74LVC541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS298F - JANUARY 1993 - REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LVC541A		SN74LVC541A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	Operating		2	3.6	V
		Data retention only		1.5	1.5	
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
V _I	Input voltage			0	5.5	V
V _O	Output voltage	High or low state		0	V _{CC}	V
		3 state		0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12		mA
		V _{CC} = 3 V		-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12		mA
		V _{CC} = 3 V		24		
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC541A		SN74LVC541A		UNIT
			MIN	TYP†	MAX	MIN	
V _{OH}	I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		2.2		
	I _{OH} = -24 mA	3 V	2.4		2.4		
V _{OL}	I _{OL} = 100 µA	2.7 V to 3.6 V			0.2		V
	I _{OL} = 12 mA	2.7 V			0.4		
	I _{OL} = 24 mA	3 V			0.55		
I _I	V _I = 0 to 5.5 V	3.6 V			±5		µA
I _{off}	V _I or V _O = 5.5 V	0			±30		µA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±15		µA
I _{CC}	V _I = V _{CC} or GND 3.6 V ≤ V _I ≤ 5.5 V†	I _O = 0	3.6 V		20		µA
					10		
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		500		µA
C _i	V _I = V _{CC} or GND	3.3 V	4		4		pF
C _o	V _O = V _{CC} or GND	3.3 V	5.5		5.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-163

SN54LVC541A, SN74LVC541A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCAS298F – JANUARY 1993 – REVISED SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC541A				SN74LVC541A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	5.1		5.6	1.5	5.1		5.6	ns
t_{en}	\overline{OE}	Y	1	7		7.5	1.5	7		7.5	ns
t_{dis}	\overline{OE}	Y	1	7		7.7	1.5	7		7.7	ns
$t_{sk(o)}$ [†]								1			ns

* On products compliant with MIL-PRF-38535, this parameter does not apply.

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	33	pF
		Outputs disabled	2	







SN54LVC541A, SN74LVC541A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCAS298F – JANUARY 1993 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{dN} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dP} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74LVC543A OCTAL REGISTERED TRANSCIVER WITH 3-STATE OUTPUTS

SCAS299D - JANUARY 1993 - REVISED JULY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC543A contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate latch-enable ($\overline{\text{LEAB}}$ or $\overline{\text{LEBA}}$) and output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable ($\overline{\text{CEAB}}$) input must be low to enter data from A or to output data from B. If $\overline{\text{CEAB}}$ is low and $\overline{\text{LEAB}}$ is low, the A-to-B latches are transparent; a subsequent low-to-high transition of $\overline{\text{LEAB}}$ places the A latches in the storage mode. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow for B to A is similar to that of A to B, but uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC543A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

7-167

SN74LVC543A OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299D – JANUARY 1993 – REVISED JULY 1997


FUNCTION TABLE†

INPUTS				OUTPUT
CEAB	LEAB	OEAB	A	B
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B ₀ ‡
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$, and $\overline{\text{OEBA}}$.

‡ Output level before the indicated steady-state input conditions were established

logic symbols§




§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LVC543A
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299D – JANUARY 1993 – REVISED JULY 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC543A

OCTAL REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS299D – JANUARY 1993 – REVISED JULY 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ} ‡	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND		3.6 V			10	μA
	3.6 V ≤ V _I ≤ 5.5 V§			I _O = 0		10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4.5	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			7.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration	3.3		3.3		ns
t _{su}	Setup time, data before LE↑ or CE↑	1.6		1.6		ns
t _h	Hold time, data after LE↑ or CE↑	2.1		2.1		ns



SN74LVC543A
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299D - JANUARY 1993 - REVISED JULY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1	7	8		ns
	\overline{LE}		1.2	8.5	9.5		
t_{en}	\overline{OE}	A or B	1.3	7.7	9.2		ns
	\overline{CE}		1.3	8	9.3		
t_{dis}	\overline{OE}	A or B	1	7	7.5		ns
	\overline{CE}		1	7	7.5		

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	49	pF
		Outputs disabled	6	




SN74LVC543A
OCTAL REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS299D – JANUARY 1993 – REVISED JULY 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LVC573A, SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS300G – JANUARY 1993 – REVISED SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description

These octal transparent D-type latches are designed for 2.7-V to 3.6-V V_{CC} operation.

The LVC573A feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.


\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN54LVC573A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC573A is characterized for operation from -40°C to 85°C .

SN54LVC573A ... J OR W PACKAGE
SN74LVC573A ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC573A ... FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LVC573A, SN74LVC573A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCAS300G - JANUARY 1993 - REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each latch)


INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN54LVC573A, SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS300G – JANUARY 1993 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVC573A		SN74LVC573A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	2	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		0.8	V
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		-12		-12	mA
	$V_{CC} = 3$ V		-24		-24	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		12		12	mA
	$V_{CC} = 3$ V		24		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	6	0	6	ns/V
T_A Operating free-air temperature		-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN54LVC573A, SN74LVC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCAS300G – JANUARY 1993 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC573A			SN74LVC573A			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{OH}	I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V	
	I _{OH} = -12 mA	2.7 V	2.2			2.2				
		3 V	2.4			2.4				
	I _{OH} = -24 mA	3 V	2.2			2.2				
V _{OL}	I _{OL} = 100 µA	2.7 V to 3.6 V	0.2			0.2			V	
	I _{OL} = 12 mA	2.7 V	0.4			0.4				
	I _{OL} = 24 mA	3 V	0.55			0.55				
I _I	V _I = 0 to 5.5 V	3.6 V	±5			±5			µA	
I _{off}	V _I or V _O = 5.5 V	0	±50			±10			µA	
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15			±10			µA	
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			10			10	µA
	3.6 V ≤ V _I ≤ 5.5 V‡		10			10				
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			µA	
C _I	V _I = V _{CC} or GND	3.3 V	4			4			pF	
C _O	V _O = V _{CC} or GND	3.3 V	5.5			5.5			pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVC573A				SN74LVC573A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3.3	3.3	3.3	3.3	3.3	3.3	3.3	ns	
t _{su}	Setup time, data before LE↓	2	2	2	2	2	2	2	ns	
t _h	Hold time, data after LE↓	2.5	2.5	1.5	1.5	1.5	1.5	1.5	ns	

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC573A				SN74LVC573A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	D	Q	1	6.9	7.7	1.5	6.9	7.7	7.7	ns	
	LE		1	7.7	8.4	2	7.7	8.4			
t _{en}	OE	Q	1	6.7	8.5	1.5	6.7	8.5	8.5	ns	
t _{dis}	OE	Q	0.5	6.6	7	1.6	6.6	7	7	ns	
t _{sk(o)} §						1				ns	

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC573A, SN74LVC573A
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCAS300G - JANUARY 1993 - REVISED SEPTEMBER 1997


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per latch	$C_L = 0$, $f = 10\text{ MHz}$	37	pF
			4	


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZH}	6 V
t_{PHZ}/t_{PHZ}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PHZ} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS301G – JANUARY 1993 – REVISED SEPTEMBER 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- **Typical V_{OLP} (Output Ground Bounce)** < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)** > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Support Mixed-Mode Signal Operation on All Ports** (5-V Input/Output Voltage With 3.3-V V_{CC})
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic 300-mil DIPs (J)**

description

These octal edge-triggered D-type flip-flops are designed for 2.7-V to 3.6-V V_{CC} operation.

The LVC574A feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

SN54LVC574A ... J OR W PACKAGE
SN74LVC574A ... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC574A ... FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS301G - JANUARY 1993 - REVISED SEPTEMBER 1997


description (continued)

The SN54LVC574A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC574A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS301G – JANUARY 1993 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		SN54LVC574A		SN74LVC574A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC} Supply voltage	Operating	2	3.6	2	3.6	V
	Data retention only	1.5		1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	0.8		0.8		V
V_I Input voltage		0	5.5	0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
	3 state	0	5.5	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V	–12		–12		mA
	$V_{CC} = 3$ V	–24		–24		
I_{OL} Low-level output current	$V_{CC} = 2.7$ V	12		12		mA
	$V_{CC} = 3$ V	24		24		
$\Delta t/\Delta v$ Input transition rise or fall rate		0	6	0	6	ns/V
T_A Operating free-air temperature		–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN54LVC574A, SN74LVC574A

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCAS301G - JANUARY 1993 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC574A		SN74LVC574A		UNIT
			MIN	TYP†	MAX	MIN	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		2.2		
	I _{OH} = -24 mA	3 V	2.4		2.4		
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		0.2		V
	I _{OL} = 12 mA	2.7 V	0.4		0.4		
	I _{OL} = 24 mA	3 V	0.55		0.55		
I _I	V _I = 0 to 5.5 V	3.6 V	±5		±5		μA
I _{off}	V _I or V _O = 5.5 V	0	±50		±10		μA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±15		±10		μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V		15		10
	3.6 V < V _I < 5.5 V‡		3.6 V		15		10
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		500		μA
C _i	V _I = V _{CC} or GND	3.3 V	4		4		pF
C _o	V _O = V _{CC} or GND	3.3 V	5.5		5.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25 °C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		SN54LVC574A				SN74LVC574A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	2		2		2		2		ns
t _h	Hold time, data after CLK↑	2		2		1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC574A				SN74LVC574A				UNIT
			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			150		150		150		150		MHz
t _{pd}	D	Q	1	7	8		2.2	7	8		ns
t _{en}	OE	Q	1	7.5	9		1.5	7.5	8.5		ns
t _{dis}	OE	Q	0.5	6.4	7		1.7	6.4	7		ns
t _{sk(o)} §							1				ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SN54LVC574A, SN74LVC574A OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCAS301G – JANUARY 1993 – REVISED SEPTEMBER 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	Outputs enabled	$C_L = 0$, $f = 10\text{ MHz}$	43	pF
		Outputs disabled		15	

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - C. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - E. The outputs are measured one at a time with one transition per measurement.
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302E - JANUARY 1993 - REVISED DECEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)**

description

These octal bus transceivers and registers are designed for 2.7-V to 3.6-V V_{CC} operation.

The 'LVC646A devices consist of bus-transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC646A.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port is stored in either register or in both.


The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is low. In the isolation mode (\overline{OE} high), A data is stored in one register and B data can be stored in the other register.

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.


Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN74LVC646A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC646A . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997

description (continued)

The SN54LVC646A is characterized for operation over the full military temperature range of -55°C to 125°C .
 The SN74LVC646A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O		OPERATION OR FUNCTION
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
X	X	↑	X	X	X	Input	Unspecified†	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified†	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input disabled	Input disabled	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B bus
L	H	H or L	X	H	X	Input	Output	Stored A data to B bus

† The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS302E - JANUARY 1993 - REVISED DECEMBER 1997





Figure 1. Bus-Management Functions

SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
 Pin numbers shown are for the DB, DW, and PW packages.



SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS302E - JANUARY 1993 - REVISED DECEMBER 1997

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, and PW packages.

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVC646A		SN74LVC646A		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	Operating		2	3.6	V	
		Data retention only		1.5	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	2	V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	0.8	V	
V_I	Input voltage	0	5.5	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	V
		3 state	0	5.5	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12	-12	mA	
		$V_{CC} = 3$ V		-24	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	12	mA	
		$V_{CC} = 3$ V		24	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	0	10	ns/V	
T_A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC646A		SN74LVC646A		UNIT
			MIN	TYP†	MAX	MIN	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -12 mA	2.7 V	2.2		2.2		
	I _{OH} = -24 mA	3 V	2.4		2.4		
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	0.4	
	I _{OL} = 24 mA	3 V		0.55	0.55	0.55	
I _I	V _I = 0 to 5.5 V	3.6 V			+5	+5	μA
I _{off}	V _I or V _O = 5.5 V	0			±15	±10	μA
I _{OZ} ‡	V _O = 0 to 5.5 V	3.6 V			+30	±10	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			20	10	μA
	3.6 V ≤ V _{I/O} ≤ 5.5 V§				20	10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		4.5	4.5	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V		7.5	7.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25 °C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

		SN54LVC646A				SN74LVC646A				UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	0	150	0	150	MHz
t _w	Pulse duration	3.3		3.3		3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.5		1.6		1.5		1.6		ns
t _h	Hold time, data after CLK↑	1.7		1.7		1.7		1.7		ns



SN54LVC646A, SN74LVC646A
OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC646A				SN74LVC646A				UNIT
			$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f_{max}			150		150		150		150		MHz
t_{pd}	A or B	B or A	1	7.4	7.9		1.4	7.4	7.9		ns
	CLK	A or B	1	8.4	8.8		1.3	8.4	8.8		
	SBA or SAB		1	8.6	9.9		1.4	8.6	9.9		
t_{en}	$\overline{\text{OE}}$	A	1	8.2	10.2		1	8.2	10.2		ns
t_{dis}	$\overline{\text{OE}}$	A	1	7.5	8.9		1	7.5	8.9		ns
t_{en}	DIR	B	1	8.3	10.4		1.2	8.3	10.4		ns
t_{dis}	DIR	B	1	7.9	8.7		1.1	7.9	8.7		ns

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	75	pF
		Outputs disabled		




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC646A, SN74LVC646A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS302E – JANUARY 1993 – REVISED DECEMBER 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT





VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCIEVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F – JANUARY 1993 – REVISED JANUARY 1998

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW) Packages, and Ceramic Chip Carriers (FK)

description

These octal bus transceivers and registers are designed for 2.7-V to 3.6-V V_{CC} operation.


The LVC652A devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and OEBA) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are performed with the LVC652A.


Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

SN74LVC652A . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVC652A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F - JANUARY 1993 - REVISED JANUARY 1998

description (continued)

To ensure the high-impedance state during power up or power down, \overline{OEBA} should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

The SN54LVC652A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVC652A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

		INPUTS				DATA I/O†		OPERATION OR FUNCTION
OEAB	\overline{OEBA}	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or \overline{OEBA} . Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F - JANUARY 1993 - REVISED JANUARY 1998





Figure 1. Bus-Management Functions

SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F - JANUARY 1993 - REVISED JANUARY 1998

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the DB, DW, and PW packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC652A, SN74LVC652A
OCTAL BUS TRANSCIEVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCAS303F - JANUARY 1993 - REVISED JANUARY 1998

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, and PW packages.



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F - JANUARY 1993 - REVISED JANUARY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LVC652A		SN74LVC652A		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	Operating		2	3.6	v	
		Data retention only		1.5	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	2	v	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	0.8	v	
V_I	Input voltage	0	5.5	0	5.5	v	
V_O	Output voltage	High or low state	0	V_{CC}	0	V_{CC}	v
		3 state	0	5.5	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12	-12	mA	
		$V_{CC} = 3$ V		-24	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	12	mA	
		$V_{CC} = 3$ V		24	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	5	0	5	ns/V	
T_A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F – JANUARY 1993 – REVISED JANUARY 1998

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC652A			SN74LVC652A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			2.2			
	I _{OH} = -24 mA	3 V	2.4			2.4			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V				0.2			V
	I _{OL} = 12 mA	2.7 V				0.4			
	I _{OL} = 24 mA	3 V	0.55			0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	+15			+5			μA
I _{off}	V _I or V _O = 5.5 V	0	±30			+10			μA
I _{OZ} ‡	V _O = 0 to 5.5 V	3.6 V	+15			+10			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V				20			μA
	3.6 V ≤ V _{I/O} ≤ 5.5 V, § OEAB = GND					20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			500			μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			4.5			pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			7.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25 °C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

		SN54LVC652A		SN74LVC652A		UNIT
		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	100		80		MHz
t _w	Pulse duration	3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.5		1.6		ns
t _h	Hold time, data after CLK↑	1.5		0.5		ns



SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F – JANUARY 1993 – REVISED JANUARY 1998

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC652A				SN74LVC652A				UNIT
			$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t_{max}			100		80		100		80		MHz
t_{pd}	A or B	B or A	1	7.4	7.8		1.5	7.4	7.8		ns
	CLK	A or B	1	8	8.4		1.5	8	8.4		
	SAB or SBA	B or A	1	8.7	9.6		1.5	8.7	9.6		
t_{en}	\overline{OEBA}	A	1	7.4	8.9		1.5	7.4	8.9		ns
t_{dis}	\overline{OEBA}	A	1	7.5	8.1		1.5	7.5	8.1		ns
t_{en}	OEAB	B	1	7.1	8.6		1.5	7.1	8.6		ns
t_{dis}	OEAB	B	1	7.4	7.7		1.5	7.4	7.7		ns

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	84	pF
		Outputs disabled	9.5	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN54LVC652A, SN74LVC652A OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCAS303F – JANUARY 1993 – REVISED JANUARY 1998


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms


SN74LVC821A

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304D - MARCH 1993 - REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

**DB, DW, OR PW PACKAGE
(TOP VIEW)**



description

This 10-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC821A features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

The ten flip-flops are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC821A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVC821A
10-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS304D – MARCH 1993 – REVISED JUNE 1997

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT Q
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC821A

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304D – MARCH 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12	mA
		$V_{CC} = 3$ V		–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC821A

10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304D – MARCH 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2		V	
	I _{OH} = -12 mA		2.7 V	2.2			
	I _{OH} = -24 mA		3 V	2.4			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V	0.2		V	
	I _{OL} = 12 mA		2.7 V	0.4			
	I _{OL} = 24 mA		3 V	0.55			
I _I	V _I = 0 to 5.5 V		3.6 V	±5		μA	
I _{off}	V _I or V _O = 5.5 V		0	±10		μA	
I _{OZ}	V _O = 0 to 5.5 V		3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND		3.6 V	10		μA	
	3.6 V ≤ V _I ≤ 5.5 V‡			10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V	500		μA	
C _i	Control	V _I = V _{CC} or GND	3.3 V	5		pF	
	Data			4			
C _o	V _O = V _{CC} or GND		3.3 V	7		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25 °C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3	3.3	3.3	3.3	ns
t _{su}	Setup time, data before CLK	1.9		1.9		ns
t _h	Hold time, data after CLK	1.5		1.5		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
t _{pd}	CLK	Q	2.2	7.3	8.5		ns
t _{en}	OE	Q	1.3	7.6	8.8		ns
t _{dis}	OE	Q	1.6	6.2	6.8		ns
t _{sk(o)} §			1				ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



SN74LVC821A


10-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS304D - MARCH 1993 - REVISED JUNE 1997


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per latch	Outputs enabled	$C_L = 0\text{ pF}$, $f = 10\text{ MHz}$	65	pF
		Outputs disabled		48	


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-209


SN74LVC823A

9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 9-bit bus-interface flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC823A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.

With the clock-enable ($\overline{\text{CLKEN}}$) input low, the nine D-type edge-triggered flip-flops enter data on the low-to-high transitions of the clock. Taking $\overline{\text{CLKEN}}$ high disables the clock buffer, latching the outputs. This device has noninverting data (D) inputs. Taking the clear ($\overline{\text{CLR}}$) input low causes the nine Q outputs to go low, independently of the clock.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the nine outputs in either a normal logic state (high or low logic levels) or a high-impedance state. $\overline{\text{OE}}$ does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC823A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305D - MARCH 1993 - REVISED JUNE 1997

FUNCTION TABLE
(each flip-flop)


INPUTS					OUTPUT
OE	CLR	CLKEN	CLK	D	Q
L	L	X	X	X	L
L	H	L	↑	H	H
L	H	L	↑	L	L
L	H	H	X	X	Q ₀
H	X	X	X	X	Z



SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS


SCAS305D – MARCH 1993 – REVISED JUNE 1997

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12	mA
		$V_{CC} = 3$ V		–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I		V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ}		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND	3.6 V			10	μA
		3.6 V ≤ V _I ≤ 5.5 V‡				10	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
	Data inputs					4	
C _O		V _O = V _{CC} or GND	3.3 V			7	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration	CLR low		3.3	3.3	ns
		CLK high or low		3.3	3.3	
t _{su}	Setup time	CLR inactive before CLK↑		1	1	ns
		Data before CLK↑		1.3	1.3	
		CLKEN low before CLK↑		1.8	1.8	
t _h	Hold time	Data after CLK↑		2	2	ns
		CLKEN low after CLK↑		1.3	1.3	



SN74LVC823A
9-BIT BUS-INTERFACE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS305D – MARCH 1993 – REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V}$ $\pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			150		150		MHz
t_{pd}	CLK	Q	1.4	8	8.9		ns
	$\overline{\text{CLR}}$		2.5	7.9	8.8		
t_{en}	$\overline{\text{OE}}$	Q	1.6	7.2	8.3		ns
t_{dis}	$\overline{\text{OE}}$	Q	1.1	6	7.1		ns
$t_{sk(o)}$			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	Outputs enabled	59	pF
		Outputs disabled	46	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC823A


9-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS305D - MARCH 1993 - REVISED JUNE 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74LVC827A

10-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS306E – MARCH 1993 – REVISED MAY 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit buffer/bus driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC827A provides a high-performance bus interface for wide data paths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all ten outputs are in the high-impedance state. The SN74LVC827A provides true data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC827A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC827A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS306E – MARCH 1993 – REVISED MAY 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5		V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10		ns/V
T _A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V	0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	3.6 V	I _O = 0		10	μA
	3.6 V ≤ V _I ≤ 5.5 V‡				10	
ΔI _{CC}	One input at V _{CC} - 0.6 V. Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control	3.3 V	V _I = V _{CC} or GND		5	pF
	Data				4	
C _O	V _O = V _{CC} or GND	3.3 V			7	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.



SN74LVC827A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS306E – MARCH 1993 – REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$
(unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	6.7	7.1		ns
t_{en}	\overline{OE}	Y	1	7.3	8.5		ns
t_{dis}	\overline{OE}	Y	1.8	6.7	7.3		ns
$t_{sk(o)}^\dagger$				1			ns


† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	24	pF
		Outputs disabled	5	




PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
 PULSE DURATION




VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74LVC828A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS347D - MARCH 1994 - REVISED MAY 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit buffer/bus driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC828A provides a high-performance bus interface for wide datapaths or buses carrying parity.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all ten outputs are in the high-impedance state. The SN74LVC828A provides inverting data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC828A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVC828A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS347D - MARCH 1994 - REVISED MAY 1997

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC828A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS347D – MARCH 1994 – REVISED MAY 1997

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage		0	5.5	V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
ΔV/Δv	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V	
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
			3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		V	
		I _{OL} = 12 mA	2.7 V	0.4			
			3 V	0.55			
I _I		V _I = 0 to 5.5 V	3.6 V	±5		μA	
I _{off}		V _I or V _O = 5.5 V	0	±10		μA	
I _{OZ}		V _O = 0 to 5.5 V	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND 3.6 V ≤ V _I ≤ 5.5 V‡	I _O = 0	3.6 V	10		μA	
				10			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V	500		μA	
C _i	V _I = V _{CC} or GND		3.3 V	5		pF	
C _o	V _O = V _{CC} or GND		3.3 V	7		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

7-227

SN74LVC828A
10-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS347D - MARCH 1994 - REVISED MAY 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		$V_{CC} = 2.7 \text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	6.7	7.1		ns
t_{en}	\overline{OE}	Y	1	7.3	8.5		ns
t_{dis}	\overline{OE}	Y	1.8	6.7	7.3		ns
$t_{sk(o)}^\dagger$				1			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.


operating characteristics, $V_{CC} = 3.3 \text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	24	pF
		Outputs disabled	7	


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
 PULSE DURATION




VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74LVC841A

10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307E – MARCH 1993 – REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit bus-interface D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC841A is designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs.

A buffered output-enable (\overline{OE}) input can be used to place the ten outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect the internal operations of the latch. Previously stored data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC841A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVC841A
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS307E – MARCH 1993 – REVISED JUNE 1997

FUNCTION TABLE


INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC841A

10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307E – MARCH 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	–12		mA
		$V_{CC} = 3$ V	–24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12		mA
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC841A
10-BIT BUS-INTERFACE D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS307E – MARCH 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
	I _{OH} = -24 mA	3 V	2.4			
V _{OL}	I _{OL} = 100 µA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA	2.7 V			0.4	
	I _{OL} = 24 mA	3 V			0.55	
I _I	V _I = 0 to 5.5 V	3.6 V			±5	µA
I _{off}	V _I or V _O = 5.5 V	0			±10	µA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±10	µA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V		10	µA
	3.6 V ≤ V _I ≤ 5.5 V‡				10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	µA
C _i	V _I = V _{CC} or GND	3.3 V			5	pF
C _o	V _O = V _{CC} or GND	3.3 V			7	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration	3.3		3.3		ns
t _{SU}	Setup time, data before LE↓	2.1		2.1		ns
t _H	Hold time, data after LE↓	1		1		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	D	Q	2.4	6.7	7.5		ns
	LE		2.7	7.6	8.6		
t _{en}	OE	Q	1.3	7.2	8.5		ns
t _{dis}	OE	Q	1.9	5.9	6.6		ns
t _{sk(O)} §			1				ns

§ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	Outputs enabled	25	pF
		Outputs disabled	6	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC841A 10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS307E – MARCH 1993 – REVISED JUNE 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms


SN74LVC861A

10-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS309D - MARCH 1993 - REVISED JUNE 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 10-bit bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC861A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (\overline{OEAB} and \overline{OEBA}) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC861A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS		OPERATION
\overline{OEAB}	\overline{OEBA}	
L	H	A data to B bus
H	L	B data to A bus
H	H	Isolation
L	L	Latch A and B (A = B)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC861A
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCAS309D – MARCH 1993 – REVISED JUNE 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC861A
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS309D – MARCH 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12		mA
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12		mA
		$V_{CC} = 3$ V	24		
$\Delta V/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVC861A
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS309D – MARCH 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ} ‡	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND		3.6 V			10	μA
	3.6 V ≤ V _I ≤ 5.5 V§					10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			7	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.3	6.4		6.8	ns
t _{en}	$\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$	A or B	1	7		8.2	ns
t _{dis}	$\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$	A or B	1.7	5.9		6.6	ns
t _{sk(o)} ¶				1			ns

¶ Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per transceiver	Outputs enabled	29	pF
		Outputs disabled	5	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVC861A
10-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS309D – MARCH 1993 – REVISED JUNE 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHZ}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74LVC863A 9-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS310E – MARCH 1993 – REVISED SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This 9-bit bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC863A is designed for asynchronous communication between data buses. The control-function implementation allows for maximum flexibility in timing.

This device allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic levels at the output-enable (OEAB and OEBA) inputs.

The outputs are in the high-impedance state during power-up and power-down conditions. The outputs remain in the high-impedance state while the device is powered down.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC863A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

7-243


SN74LVC863A
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS310E - MARCH 1993 - REVISED SEPTEMBER 1997

FUNCTION TABLE

INPUTS				OPERATION
OEAB1	OEAB2	OEBA1	OEBA2	
L	L	L	L	Latch A and B
L	L	H	X	A to B
L	L	X	H	A to B
H	X	L	L	B to A
X	H	L	L	B to A
H	X	H	X	Isolation
H	X	X	H	
X	H	X	H	
X	H	H	X	

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LVC863A
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS310E – MARCH 1993 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN74LVC863A
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS310E – MARCH 1993 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5		V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10		ns/V
T _A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V	
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA		2.7 V		0.4	
		I _{OL} = 24 mA		3 V		0.55	
I _I		V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ} ‡		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND	3.6 V		I _O = 0	10	μA
		3.6 V ≤ V _I ≤ 5.5 V§				10	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		5		pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		7		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC863A
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS310E - MARCH 1993 - REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1.7	6.1	6.8		ns
t_{en}	\overline{OEAB} or \overline{OEBA}	A or B	1.2	7.2	8.3		ns
t_{dis}	\overline{OEAB} or \overline{OEBA}	A or B	2	6.3	7		ns

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver			
		Outputs enabled		
			5	
				Outputs disabled



SN74LVC863A
9-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS


SCAS310E – MARCH 1993 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pZL} and t_{pZH} are the same as t_{en} .
 F. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311D - JANUARY 1993 - REVISED JUNE 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process**
- **Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$**
- **Power Off Disables Inputs/Outputs, Permitting Live Insertion**
- **Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages**

DB, DW, OR PW PACKAGE
(TOP VIEW)



description

This octal bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low. Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC2952A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVC2952A
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS311D - JANUARY 1993 - REVISED JUNE 1997


FUNCTION TABLE†

INPUTS				OUTPUT
CLKENAB	CLKAB	OEAB	A	B
H	X	L	X	B ₀ ‡
X	H or L	L	X	B ₀ ‡
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar, but uses CLKENBA, CLKBA, and OEBA.

‡ Level of B before the indicated steady-state input conditions were established

logic symbol§



§ This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2952A
OCTAL BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS311D - JANUARY 1993 - REVISED JUNE 1997

logic diagram (positive logic)



SN74LVC2952A

OCTAL BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCAS311D - JANUARY 1993 - REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	104°C/W
DW package	81°C/W
PW package	120°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	5.5		V
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V			mA
		$V_{CC} = 3$ V	-12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V			mA
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		ns/V
T_A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC2952A

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311D – JANUARY 1993 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ} ‡	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND		3.6 V	I _O = 0		10	μA
	3.6 V < V _I < 5.5 V§					10	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			8.5	pF

† All typical values are measured at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		ns
t _{su}	Setup time	Data before CLK high		1.3	1.7	ns
		CLKEN before CLK high		1.1	1.3	
t _h	Hold time	Data after CLK high		1.1	1.8	ns
		CLKEN after CLK high		1.1	1.4	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
t _{pd}	CLKAB or CLKBA	B or A	1	8.2	8.8		ns
t _{en}	$\overline{\text{OE}}$	A or B	1	7.8	9		ns
t _{dis}	$\overline{\text{OE}}$	A or B	1	7.8	8.8		ns
t _{sk(o)} ††			1				ns

†† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.




SN74LVC2952A OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS311D – JANUARY 1993 – REVISED JUNE 1997


operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	79	pF
		Outputs disabled	41	


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN74LVC16240A	16-Bit Buffer/Driver With 3-State Outputs 8-3
SN74LVC16244A	16-Bit Buffer/Driver With 3-State Outputs 8-9
SN74LVCH16244A	16-Bit Buffer/Driver With 3-State Outputs 8-15
SN74LVC162244A	16-Bit Buffer/Driver With 3-State Outputs 8-21
SN74LVC16245A	16-Bit Bus Transceiver With 3-State Outputs 8-27
SN74LVCH16245A	16-Bit Bus Transceiver With 3-State Outputs 8-33
SN74LVCR162245A	16-Bit Bus Transceiver With 3-State Outputs 8-39
SN74LVCH16373A	16-Bit Transparent D-Type Latch With 3-State Outputs 8-45
SN74LVCH16374A	16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs ... 8-51
SN74LVC16540A	16-Bit Buffer/Driver With 3-State Outputs 8-57
SN74LVC16541A	16-Bit Buffer/Driver With 3-State Outputs 8-63
SN74LVC16543A	16-Bit Registered Transceiver With 3-State Outputs 8-69
SN74LVC16646A	16-Bit Bus Transceiver and Register With 3-State Outputs 8-77
SN74LVC16652A	16-Bit Bus Transceiver and Register With 3-State Outputs 8-87
SN74LVC16952A	16-Bit Registered Transceiver With 3-State Outputs 8-95

SN74LVCH16240A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS566E – MARCH 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OE}$	1	48	$\overline{2OE}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V_{CC}	7	42	V_{CC}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V_{CC}	18	31	V_{CC}
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
$\overline{4OE}$	24	25	$\overline{3OE}$

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16240A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. This device provides inverting outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16240A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH16240A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS566E - MARCH 1996 - REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCH16240A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS566E – MARCH 1996 – REVISED SEPTEMBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16240A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS566E – MARCH 1996 – REVISED SEPTEMBER 1997

recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V	2		V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage		0	5.5	V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate		0	10	ns/V
T _A	Operating free-air temperature		-40	85	°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _I (hold)	V _I = 0.8 V		3 V		75		μA
	V _I = 2 V		3 V		-75		
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{OZ}	V _O = 0 to 5.5 V		2.7 V to 3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			20	μA
	3.6 V ≤ V _I ≤ 5.5 V§					20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V		5		pF
C _o	V _O = V _{CC} or GND		3.3 V		6		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.



SN74LVCH16240A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS566E – MARCH 1996 – REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1	4.2	5		ns
t_{en}	\overline{OE}	Y	1.5	4.7	5.8		ns
t_{dis}	\overline{OE}	Y	1.5	5.9	6.6		ns

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	$C_L = 0$, $f = 10\text{ MHz}$	34	pF
			3	




SN74LVCH16240A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS566E – MARCH 1996 – REVISED SEPTEMBER 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 F. t_{pZL} and t_{pZH} are the same as t_{en} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




SN74LVC16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES061F – DECEMBER 1995 – REVISED JANUARY 1998

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation On All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVC16244A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

SN74LVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES061F - DECEMBER 1995 - REVISED JANUARY 1998

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES061F – DECEMBER 1995 – REVISED JANUARY 1998

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.



SN74LVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES061F – DECEMBER 1995 – REVISED JANUARY 1998

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} - 0.2		V	
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
			3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V	0.2		V	
	I _{OL} = 12 mA		2.7 V	0.4			
	I _{OL} = 24 mA		3 V	0.55			
I _I	V _I = 0 to 5.5 V		3.6 V	±5		μA	
I _{off}	V _I or V _O = 5.5 V		0	±10		μA	
I _{OZ}	V _O = 0 to 5.5 V		3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V	20		μA	
	3.6 V ≤ V _I ≤ 5.5 V‡			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V,	Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		μA	
C _I	V _I = V _{CC} or GND		3.3 V	5.5		pF	
C _O	V _O = V _{CC} or GND		3.3 V	6		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This applies in the disabled state only.



SN74LVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCES061F - DECEMBER 1995 - REVISED JANUARY 1998

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1.1	4.1	4.7		ns
t_{en}	\overline{OE}	Y	1	4.6	5.8		ns
t_{dis}	\overline{OE}	Y	1.8	5.8	6.2		ns
$t_{sk(o)}^\dagger$				1			ns

† Skew between any two outputs of the same package switching in the same direction

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	$C_L = 0, f = 10$ MHz	34	pF
			4	



SN74LVC16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCES061F - DECEMBER 1995 - REVISED JANUARY 1998

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OE}$	1	48	$\overline{2OE}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V_{CC}	7	42	V_{CC}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V_{CC}	18	31	V_{CC}
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
$\overline{4OE}$	24	25	$\overline{3OE}$

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16244A is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

FUNCTION TABLE
 (each 4-bit buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LVCH16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		V	
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-12	mA
		V _{CC} = 3 V		-24	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate	0	10	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2		V	
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2.2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		V	
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	±5		μA	
I _{off}	V _I or V _O = 5.5 V	0	±10		μA	
I _{I(hold)}	V _I = 0.8 V	3 V	75		μA	
	V _I = 2 V	3 V	-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±10		μA	
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V		20	μA
	3.6 V ≤ V _I ≤ 5.5 V§				20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500		μA	
C _i	V _I = V _{CC} or GND	3.3 V	5.5		pF	
C _o	V _O = V _{CC} or GND	3.3 V	6		pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.



SN74LVCH16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1.1	4.1	4.7		ns
t_{en}	\overline{OE}	Y	1	4.6	5.8		ns
t_{dis}	\overline{OE}	Y	1.8	5.8	6.2		ns
$t_{sk(o)}^\dagger$			1				ns

† Skew between any two outputs of the same package switching in the same direction.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	34	pF
		Outputs disabled	4	



SN74LVCH16244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS


SCAS313E – NOVEMBER 1993 – REVISED OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHL}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PHL} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH162244A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS545D – OCTOBER 1995 – REVISED OCTOBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Output Ports Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

$\overline{1OE}$	1	48	$2\overline{OE}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V_{CC}	7	42	V_{CC}
2Y1	8	41	2A1
2Y2	9	40	2A2
GND	10	39	GND
2Y3	11	38	2A3
2Y4	12	37	2A4
3Y1	13	36	3A1
3Y2	14	35	3A2
GND	15	34	GND
3Y3	16	33	3A3
3Y4	17	32	3A4
V_{CC}	18	31	V_{CC}
4Y1	19	30	4A1
4Y2	20	29	4A2
GND	21	28	GND
4Y3	22	27	4A3
4Y4	23	26	4A4
$4\overline{OE}$	24	25	$3\overline{OE}$

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH162244A is designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable (\overline{OE}) inputs.

The outputs, which are designed to sink up to 12 mA, include equivalent 26-Ω resistors to reduce overshoot and undershoot.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN74LVCH162244A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH162244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS545D - OCTOBER 1995 - REVISED OCTOBER 1997

FUNCTION TABLE
 (each 4-bit buffer)

INPUTS		OUTPUT
OE	A	Y
L	H	H
L	L	L
H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH162244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS545D – OCTOBER 1995 – REVISED OCTOBER 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH162244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS545D - OCTOBER 1995 - REVISED OCTOBER 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5		V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/Δv	Input transition rise or fall rate	0	10		ns/V
T _A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} - 0.2			V
	I _{OH} = -4 mA	2.7 V	2.2			
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 4 mA	2.7 V			0.4	
	I _{OL} = 6 mA	3 V			0.55	
	I _{OL} = 8 mA	2.7 V			0.6	
	I _{OL} = 12 mA	3 V			0.8	
I _I	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{off}	V _I or V _O = 5.5 V	0			±10	μA
I _{I(hold)}	V _I = 0.8 V	3 V	75			μA
	V _I = 2 V	3 V	-75			
	V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	I _O = 0			20	μA
	3.6 V ≤ V _I ≤ 5.5 V§				20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND	3.3 V			5.5	pF
C _o	V _O = V _{CC} or GND	3.3 V			6	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH162244A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS545D - OCTOBER 1995 - REVISED OCTOBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A	Y	1.1	4.4	5.6	ns	
t_{en}	\overline{OE}	Y	1	5.5	6.9	ns	
t_{dis}	\overline{OE}	Y	1.8	6.3	6.8	ns	

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per buffer/driver	$C_L = 0$, $f = 10$ MHz	35	pF
			4	




PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




**VOLTAGE WAVEFORMS
 PULSE DURATION**



**VOLTAGE WAVEFORMS
 SETUP AND HOLD TIMES**



**VOLTAGE WAVEFORMS
 PROPAGATION DELAY TIMES
 INVERTING AND NONINVERTING OUTPUTS**



**VOLTAGE WAVEFORMS
 ENABLE AND DISABLE TIMES
 LOW- AND HIGH-LEVEL ENABLING**

- NOTES:**
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74LVC16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES062E – DECEMBER 1995 – REVISED MARCH 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVC16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

The SN74LVC16245A is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

1DIR	1	48	$\overline{1OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
V_{CC}	7	42	V_{CC}
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
V_{CC}	18	31	V_{CC}
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	$\overline{2OE}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVC16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES062E - DECEMBER 1995 - REVISED MARCH 1997

FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES062E - DECEMBER 1995 - REVISED MARCH 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES062E – DECEMBER 1995 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V	-12		mA
		V _{CC} = 3 V	-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12		mA
		V _{CC} = 3 V	24		
Δt _{ΔV}	Input transition rise or fall rate	0	5	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V	
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ} ‡		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND 3.6 V ≤ V _I ≤ 5.5 V§	I _O = 0			20	μA
						20	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			7.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_{I(hold)}.

§ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVC16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES062E – DECEMBER 1995 – REVISED MARCH 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1	4		4.7	ns
t_{en}	\overline{OE}	A or B	1.5	5.5		6.7	ns
t_{dis}	\overline{OE}	A or B	1.5	6.6		7.1	ns
$t_{sk(o)}^\dagger$				1			ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	38	pF
		Outputs disabled	4	



SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES063E - DECEMBER 1995 - REVISED MARCH 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

1DIR	1	48	$\overline{1OE}$
1B1	2	47	1A1
1B2	3	46	1A2
GND	4	45	GND
1B3	5	44	1A3
1B4	6	43	1A4
V_{CC}	7	42	V_{CC}
1B5	8	41	1A5
1B6	9	40	1A6
GND	10	39	GND
1B7	11	38	1A7
1B8	12	37	1A8
2B1	13	36	2A1
2B2	14	35	2A2
GND	15	34	GND
2B3	16	33	2A3
2B4	17	32	2A4
V_{CC}	18	31	V_{CC}
2B5	19	30	2A5
2B6	20	29	2A6
GND	21	28	GND
2B7	22	27	2A7
2B8	23	26	2A8
2DIR	24	25	$2\overline{OE}$

description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16245A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES063E - DECEMBER 1995 - REVISED MARCH 1997

FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
OE	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES063E – DECEMBER 1995 – REVISED MARCH 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through each V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES063E – DECEMBER 1995 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V	-12		mA
		V _{CC} = 3 V	-24		
I _{OL}	Low-level output current	V _{CC} = 2.7 V	12		mA
		V _{CC} = 3 V	24		
Δt/ΔV	Input transition rise or fall rate	0	5	ns/V	
T _A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2		V	
		I _{OH} = -12 mA	2.7 V	2.2			
			3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V	0.2		V	
		I _{OL} = 12 mA	2.7 V	0.4			
			3 V	0.55			
		I _{OL} = 24 mA	3 V	0.55			
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{I(hold)}		V _I = 0.8 V	3 V	75		μA	
		V _I = 2 V	3 V	-75			
		V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ} §		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		I _O = 0	3.6 V			20	μA
				3.6 V ≤ V _I ≤ 5.5 V¶		20	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			7.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_{I(hold)}.

¶ This applies in the disabled state only.



SN74LVCH16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES063E – DECEMBER 1995 – REVISED MARCH 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1	4	4.7		ns
t_{en}	\overline{OE}	A or B	1.5	5.5	6.7		ns
t_{dis}	\overline{OE}	A or B	1.5	6.6	7.1		ns
$t_{sk(o)}^\dagger$			1				ns

† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	$C_L = 0, \quad f = 10$ MHz	40	pF
			4	



SN74LVCH16245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCES063E – DECEMBER 1995 – REVISED MARCH 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCHR162245A 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS582C – NOVEMBER 1996 – REVISED MARCH 1997

- Member of the Texas Instruments **Widebus™** Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- All Outputs Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)



description

This 16-bit (dual-octal) noninverting bus transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCHR162245A is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated.

All outputs, which are designed to sink up to 12 mA, include equivalent 26- Ω resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVCHR162245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS582C - NOVEMBER 1996 - REVISED MARCH 1997


description (continued)

The SN74LVCHR162245A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
 (each 8-bit section)

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCHR162245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS582C – NOVEMBER 1996 – REVISED MARCH 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I ; Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	97°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCHR162245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS582C – NOVEMBER 1996 – REVISED MARCH 1997

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V _{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2	V
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8	V
V _I	Input voltage	0	5.5		V
V _O	Output voltage	High or low state	0	V _{CC}	V
		3 state	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/ΔV	Input transition rise or fall rate	0	10		ns/V
T _A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -4 mA	2.7 V	2.2			
	I _{OH} = -6 mA	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
V _{OL}	I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
	I _{OL} = 4 mA	2.7 V			0.4	
	I _{OL} = 6 mA	3 V			0.55	
	I _{OL} = 8 mA	2.7 V			0.6	
	I _{OL} = 12 mA	3 V			0.8	
I _I	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _I (hold)	V _I = 0.8 V	3 V		75		μA
	V _I = 2 V			-75		
	V _I = 0 to 3.6 V‡				±500	
I _{off}	V _I or V _O = 5.5 V		0		±10	μA
I _{OZ} §	V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND	3.6 V	I _O = 0		20	μA
	3.6 V ≤ V _I ≤ 5.5 V¶				20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V		3	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V		12	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

¶ This applies in the disabled state only.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCHR162245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS582C – NOVEMBER 1996 – REVISED MARCH 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
t_{pd}	A or B	B or A	1.5	4.8	5.7		ns
t_{en}	\overline{OE}	A or B	1.5	6.3	7.9		ns
t_{dis}	\overline{OE}	A or B	2.2	7.4	8.3		ns

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	39	pF
		Outputs disabled	4	




SN74LVCHR162245A
16-BIT BUS TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS582C - NOVEMBER 1996 - REVISED MARCH 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16373A

16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS568E - MARCH 1996 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

1OE	1	48	1LE
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
V_{CC}	7	42	V_{CC}
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V_{CC}	18	31	V_{CC}
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2OE	24	25	2LE

description

This 16-bit transparent D-type latch is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16373A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16373A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH16373A
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS568E – MARCH 1996 – REVISED SEPTEMBER 1997

FUNCTION TABLE


INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16373A
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS568E – MARCH 1996 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2	V
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I	Input voltage	0	5.5		V
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12	mA
		$V_{CC} = 3$ V		-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10		ns/V
T_A	Operating free-air temperature	-40	85		°C

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16373A
16-BIT TRANSPARENT D-TYPE LATCH
WITH 3-STATE OUTPUTS

SCAS568E - MARCH 1996 - REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA	2.7 V	2.2			
		3 V	2.4			
	I _{OH} = -24 mA	3 V	2.2			
V _{OL}	I _{OL} = 100 µA	2.7 V to 3.6 V	0.2			V
	I _{OL} = 12 mA	2.7 V	0.4			
	I _{OL} = 24 mA	3 V	0.55			
I _I	V _I = 0 to 5.5 V	3.6 V	±5			µA
I _I (hold)	V _I = 0.8 V	3 V	75			µA
	V _I = 2 V	3 V	-75			
	V _I = 0 to 3.6 V‡	3.6 V	±500			
I _{off}	V _I or V _O = 5.5 V	0	±10			µA
I _{OZ}	V _O = 0 to 5.5 V	3.6 V	±10			µA
I _{CC}	V _I = V _{CC} or GND	3.6 V	20			µA
	3.6 V ≤ V _I ≤ 5.5 V§		20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500			µA
C _I	V _I = V _{CC} or GND	3.3 V	5			pF
C _O	V _O = V _{CC} or GND	3.3 V	6.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration, LE high	3.3		3.3		ns
t _{su}	Setup time, data before LE↓	1.7		1.7		ns
t _h	Hold time, data after LE↓	1.2		1.2		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	D	Q	1.6	4.2	4.9		ns
	LE		2.1	4.6	5.3		
t _{en}	OE	Q	1.3	4.7	5.7		ns
t _{dis}	OE	Q	2.5	5.9	6.3		ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVCH16373A 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCAS569E - MARCH 1996 - REVISED SEPTEMBER 1997





operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C_{pd}	Power dissipation capacitance per latch	Outputs enabled	$C_L = 0$, $f = 10\text{ MHz}$	39	pF
		Outputs disabled		6	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{pLZ}/t_{pZL}	6 V
t_{pHZ}/t_{pZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pZL} and t_{pZH} are the same as t_{en} .
 F. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16374A

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS565D – MARCH 1996 – REVISED JUNE 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input and Output Voltages With 3.3-V V_{CC})
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE}$	1	48	1CLK
1Q1	2	47	1D1
1Q2	3	46	1D2
GND	4	45	GND
1Q3	5	44	1D3
1Q4	6	43	1D4
V_{CC}	7	42	V_{CC}
1Q5	8	41	1D5
1Q6	9	40	1D6
GND	10	39	GND
1Q7	11	38	1D7
1Q8	12	37	1D8
2Q1	13	36	2D1
2Q2	14	35	2D2
GND	15	34	GND
2Q3	16	33	2D3
2Q4	17	32	2D4
V_{CC}	18	31	V_{CC}
2Q5	19	30	2D5
2Q6	20	29	2D6
GND	21	28	GND
2Q7	22	27	2D7
2Q8	23	26	2D8
2OE	24	25	2CLK

description

This 16-bit edge-triggered D-type flip-flop is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16374A is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines.

\overline{OE} does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16374A
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH 3-STATE OUTPUTS

SCAS565D - MARCH 1996 - REVISED JUNE 1997

description (continued)


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16374A is characterized for operation from -40°C to 85°C.

FUNCTION TABLE
 (each flip-flop)

INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q ₀
H	X	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16374A

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS565D – MARCH 1996 – REVISED JUNE 1997

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	–12	mA	
		$V_{CC} = 3$ V	–24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16374A

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCASS65D – MARCH 1996 – REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
		I _{OH} = -24 mA	3 V	2.4			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I		V _I = 0 to 5.5 V	3.6 V			±5	μA
I _I (hold)	Data inputs	V _I = 0.8 V	3 V	75			μA
		V _I = 2 V	3 V	-75			
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ}		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND	3.6 V			20	μA
		3.6 V ≤ V _I ≤ 5.5 V§		I _O = 0			
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i		V _I = V _{CC} or GND	3.3 V			5	pF
C _o		V _O = V _{CC} or GND	3.3 V			6.5	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		ns
t _{su}	Setup time, data before CLK↑	1.9		1.9		ns
t _h	Hold time, data after CLK↑	1.1		1.1		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
t _{pd}	CLK	Q	1.5	4.5	4.9		ns
t _{en}	OE	Q	1.5	4.6	5.3		ns
t _{dis}	OE	Q	1.5	5.5	6.1		ns
t _{sk(o)} ††			1				ns

†† Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16374A


16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCAS565D - MARCH 1996 - REVISED JUNE 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	$C_L = 0$, $f = 10\text{ MHz}$	58	μF
			24	

PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{en} .
 F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS569E – MARCH 1996 – REVISED AUGUST 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin-Shrink Small-Outline (DGG) Packages

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation, and provides a high-performance bus interface for wide data paths.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable ($\overline{OE1}$ or $\overline{OE2}$) input is high, all corresponding outputs are in the high-impedance state.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16540A is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE (TOP VIEW)

$\overline{1OE1}$	1	48	$\overline{1OE2}$
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V_{CC}	7	42	V_{CC}
1Y5	8	41	1A5
1Y6	9	40	1A6
GND	10	39	GND
1Y7	11	38	1A7
1Y8	12	37	1A8
2Y1	13	36	2A1
2Y2	14	35	2A2
GND	15	34	GND
2Y3	16	33	2A3
2Y4	17	32	2A4
V_{CC}	18	31	V_{CC}
2Y5	19	30	2A5
2Y6	20	29	2A6
GND	21	28	GND
2Y7	22	27	2A7
2Y8	23	26	2A8
$\overline{2OE1}$	24	25	$\overline{2OE2}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16540A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS
SCAS569E - MARCH 1996 - REVISED AUGUST 1997

FUNCTION TABLE
 (each 8-bit section)


INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	H
L	L	H	L
H	X	X	Z
X	H	X	Z

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16540A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS569E – MARCH 1996 – REVISED AUGUST 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12	mA
		$V_{CC} = 3$ V		–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16540A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS569E – MARCH 1996 – REVISED AUGUST 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}	I _{OH} = -100 µA	2.7 V to 3.6 V	V _{CC} -0.2			V	
	I _{OH} = -12 mA	2.7 V	2.2				
		3 V	2.4				
	I _{OH} = -24 mA	3 V	2.2				
V _{OL}	I _{OL} = 100 µA	2.7 V to 3.6 V			0.2	V	
	I _{OL} = 12 mA	2.7 V			0.4		
	I _{OL} = 24 mA	3 V			0.55		
I _I	V _I = 0 to 5.5 V	3.6 V			±5	µA	
I _I (hold)	V _I = 0.8 V	3 V		75		µA	
	V _I = 2 V	3 V		-75			
	V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{off}	V _I or V _O = 5.5 V	0			±10	µA	
I _{OZ}	V _O = 0 to 5.5 V	3.6 V			±10	µA	
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V			20	µA
	3.6 V ≤ V _I ≤ 5.5 V§					20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	µA	
C _I	V _I = V _{CC} or GND	3.3 V			5	pF	
C _O	V _O = V _{CC} or GND	3.3 V			6.5	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1	3.7	4.5		ns
t _{en}	OE	Y	1.5	4.8	5.9		ns
t _{dis}	OE	Y	1.6	5.9	6.3		ns

operating characteristics, V_{CC} = 3.3 V, T_A = 25° C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	34	pF
		Outputs disabled	2	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265





SN74LVCH16540A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS569E - MARCH 1996 - REVISED AUGUST 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHZ}	GND



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PHZ} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN74LVCH16541A 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCAS567E – MARCH 1996 – REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Thin-Shrink Small-Outline (DGG) and Plastic 300-mil Shrink Small-Outline (DL) Packages

DGG OR DL PACKAGE
(TOP VIEW)

1OE1	1	48	1OE2
1Y1	2	47	1A1
1Y2	3	46	1A2
GND	4	45	GND
1Y3	5	44	1A3
1Y4	6	43	1A4
V_{CC}	7	42	V_{CC}
1Y5	8	41	1A5
1Y6	9	40	1A6
GND	10	39	GND
1Y7	11	38	1A7
1Y8	12	37	1A8
2Y1	13	36	2A1
2Y2	14	35	2A2
GND	15	34	GND
2Y3	16	33	2A3
2Y4	17	32	2A4
V_{CC}	18	31	V_{CC}
2Y5	19	30	2A5
2Y6	20	29	2A6
GND	21	28	GND
2Y7	22	27	2A7
2Y8	23	26	2A8
2OE1	24	25	2OE2

description

This 16-bit buffer/driver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16541A is a noninverting 16-bit buffer composed of two 8-bit sections with separate output-enable signals. For either 8-bit buffer section, the two output-enable (1OE1 and 1OE2 or 2OE1 and 2OE2) inputs must be low for the corresponding Y outputs to be active. If either output-enable input is high, the outputs of that 8-bit buffer section are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16541A is characterized for operation from -40°C to 85°C .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN74LVCH16541A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS567E – MARCH 1996 – REVISED SEPTEMBER 1997

FUNCTION TABLE
 (each 8-bit section)



INPUTS			OUTPUT
$\overline{OE1}$	$\overline{OE2}$	A	Y
L	L	L	L
L	L	H	H
H	X	X	Z
X	H	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16541A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS567E – MARCH 1996 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	–50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	89°C/W
DL package	94°C/W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8 V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		–12	mA
		$V_{CC} = 3$ V		–24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	–40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16541A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS567E – MARCH 1996 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}	I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
	I _{OH} = -12 mA		2.7 V	2.2			
			3 V	2.4			
	I _{OH} = -24 mA		3 V	2.2			
V _{OL}	I _{OL} = 100 μA		2.7 V to 3.6 V			0.2	V
	I _{OL} = 12 mA		2.7 V			0.4	
	I _{OL} = 24 mA		3 V			0.55	
I _I	V _I = 0 to 5.5 V		3.6 V			±5	μA
I _I (hold)	V _I = 0.8 V		3 V		75		μA
	V _I = 2 V		3 V		-75		
	V _I = 0 to 3.6 V‡		3.6 V			±500	
I _{off}	V _I or V _O = 5.5 V		0			±10	μA
I _{OZ}	V _O = 0 to 5.5 V		3.6 V			±10	μA
I _{CC}	V _I = V _{CC} or GND		3.6 V			20	μA
	3.6 V ≤ V _I ≤ 5.5 V§			I _O = 0		20	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		2.7 V to 3.6 V			500	μA
C _i	V _I = V _{CC} or GND		3.3 V		5		pF
C _O	V _O = V _{CC} or GND		3.3 V		6.5		pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ This applies in the disabled state only.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y	1.1	4.2		5	ns
t _{en}	$\overline{\text{OE}}$	Y	1.5	5.6		6.9	ns
t _{dis}	$\overline{\text{OE}}$	Y	1.9	6.8		7.4	ns

operating characteristics, V_{CC} = 3.3 V, T_A = 25°C

PARAMETER		TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance per buffer/driver	Outputs enabled	35	pF
		Outputs disabled	4	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16541A
16-BIT BUFFER/DRIVER
WITH 3-STATE OUTPUTS

SCAS567E – MARCH 1996 – REVISED SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{en} .
 - F. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74LVCH16543A

16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS317D – NOVEMBER 1993 – REVISED JULY 1997

- Member of the Texas Instruments *Widebus™* Family
- *EPIC™* (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

DGG OR DL PACKAGE
(TOP VIEW)

1OEAB	1	56	1OEBA
1LEAB	2	55	1LEBA
1CEAB	3	54	1CEBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2CEAB	26	31	2CEBA
2LEAB	27	30	2LEBA
2OEAB	28	29	2OEBA

description

This 16-bit registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16543A can be used as two 8-bit transceivers or one 16-bit transceiver. Separate latch-enable (\overline{LEAB} or \overline{LEBA}) and output-enable (\overline{OEAB} or \overline{OEBA}) inputs are provided for each register to permit independent control in either direction of data flow.

The A-to-B enable (\overline{CEAB}) input must be low to enter data from A or to output data from B. If \overline{CEAB} is low and \overline{LEAB} is low, the A-to-B latches are transparent; a subsequent low-to-high transition of \overline{LEAB} puts the A latches in the storage mode. With \overline{CEAB} and \overline{OEAB} both low, the 3-state B outputs are active and reflect the data present at the output of the A latches. Data flow from B to A is similar, but requires using the \overline{CEBA} , \overline{LEBA} , and \overline{OEBA} inputs.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D – NOVEMBER 1993 – REVISED JULY 1997

description (continued)

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16543A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE†
 (each 8-bit section)

INPUTS				OUTPUT B
CEAB	LEAB	OEAB	A	
H	X	X	X	Z
X	X	H	X	Z
L	H	L	X	B_0^{\ddagger}
L	L	L	L	L
L	L	L	H	H

† A-to-B data flow is shown; B-to-A flow control is the same except that it uses CEBA, LEBA, and OEBA.


‡ Output level before the indicated steady-state input conditions were established



SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D – NOVEMBER 1993 – REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D - NOVEMBER 1993 - REVISED JULY 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D – NOVEMBER 1993 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

§ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The value of V_{CC} is provided in the recommended operating conditions table.

3. The package thermal impedance is calculated in accordance with JEDEC 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V		-12	mA
		$V_{CC} = 3$ V		-24	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V		12	mA
		$V_{CC} = 3$ V		24	
$\Delta t/\Delta V$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D – NOVEMBER 1993 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -12 mA	2.7 V	2.2			
		I _{OH} = -24 mA	3 V	2.4			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _I (hold)	A or B ports	V _I = 0.8 V	3 V		75		μA
		V _I = 2 V	3 V		-75		
		V _I = 0 to 3.6 V†	3.6 V			±500	
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ} ‡		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND	3.6 V	I _O = 0		20	μA
		3.6 V ≤ V _I ≤ 5.5 V†				20	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{io}	A or B ports	V _O = V _{CC} or GND	3.3 V			8	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_I(hold).

¶ This applies in the disabled state only.

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
t _w	Pulse duration, \overline{LE} or \overline{CE} low	3.3		3.3		ns
t _{su}	Setup time, data before \overline{LE} or \overline{CE} ↓	1.1		1.1		ns
t _h	Hold time, data after \overline{LE} or \overline{CE} ↓	1.9		1.9		ns

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
t _{pd}	A or B	B or A	1.2	5.4		6.1	ns
	\overline{LE}	A or B	1.5	6.1		7.4	
t _{en}	\overline{CE}	A or B	1.2	6.6		7.9	ns
t _{dis}			1.5	6.6		7.1	
t _{en}	\overline{OE}	A or B	1	6.3		7.6	ns
t _{dis}			1.5	6.3		6.9	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


SN74LVCH16543A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS317D - NOVEMBER 1993 - REVISED JULY 1997

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	$C_L = 0$, $f = 10\text{ MHz}$	44	pF
			4	

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN74LVCH16646A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS718F - NOVEMBER 1993 - REVISED SEPTEMBER 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16646A can be used as two 8-bit transceivers or one 16-bit transceiver. The device consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers.

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16646A.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when OE is low. In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

DGG OR DL PACKAGE
(TOP VIEW)

1DIR	1	56	$\overline{1OE}$
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2DIR	28	29	$\overline{2OE}$



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16646A

16-BIT BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997

description (continued)

When an output function is disabled, the input function is still enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN74LVCH16646A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
\overline{OE}	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
X	X	↑	X	X	X	Input	Unspecified	Store A, B unspecified†
X	X	X	↑	X	X	Unspecified	Input	Store B, A unspecified†
H	X	↑	↑	X	X	Input	Input	Store A and B data
H	X	H or L	H or L	X	X	Input	Input	Isolation, hold storage
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
L	H	X	X	L	X	Input	Output	Real-time A data to B Bus
L	H	H or L	X	H	X	Input	Output	Stored A data to bus

† The data-output functions may be enabled or disabled by various signals at \overline{OE} or DIR. Data-input functions are always enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16646A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997





Figure 1. Bus-Management Functions

SN74LVCH16646A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SN74LVCH16646A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS318F - NOVEMBER 1993 - REVISED SEPTEMBER 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16646A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through each V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta V$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.



SN74LVCH16646A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA		2.7 V to 3.6 V	V _{CC} -0.2			V
		I _{OH} = -12 mA		2.7 V	2.2			
		I _{OH} = -24 mA		3 V	2.4			
V _{OL}		I _{OL} = 100 μA		2.7 V to 3.6 V	0.2			V
		I _{OL} = 12 mA		2.7 V	0.4			
		I _{OL} = 24 mA		3 V	0.55			
I _I	Control inputs	V _I = 0 to 5.5 V		3.6 V	±5			μA
I _I (hold)	A or B ports	V _I = 0.8 V		3 V	75			μA
		V _I = 2 V		3 V	-75			
		V _I = 0 to 3.6 V‡		3.6 V	±500			
I _{off}		V _I or V _O = 5.5 V		0	±10			μA
I _{OZ} §		V _O = 0 to 5.5 V		3.6 V	±10			μA
I _{CC}		V _I = V _{CC} or GND	I _O = 0	3.6 V	20			μA
		3.6 V ≤ V _I ≤ 5.5 V¶			20			
ΔI _{CC}		One input at V _{CC} - 0.6 V,	Other inputs at V _{CC} or GND	3 V to 3.6 V	500			μA
C _i	Control inputs	V _I = V _{CC} or GND		3.3 V	5			pF
C _{io}	A or B ports	V _O = V _{CC} or GND		3.3 V	8.5			pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_I(hold).

¶ This applies in the disabled state only.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT	
		MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	150	0	150	MHz	
t _w	Pulse duration, CLK high or low	3.3		3.3		ns	
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	2.9		3.2		ns	
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high or low		0.3		0	ns



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16646A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS318F – NOVEMBER 1993 – REVISED SEPTEMBER 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 2)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			150		150		MHz
t_{pd}	A or B	B or A	1.3	5.7	6.8		ns
	CLKAB or CLKBA	A or B	1.8	6.7	7.9		
	SAB or SBA		1.7	7.7	9.2		
t_{en}	\overline{OE}	A or B	1.3	6.9	8.5		ns
t_{dis}			2.1	6.9	7.7		
t_{en}	DIR	A or B	1.4	7.2	8.5		ns
t_{dis}			2	7	7.8		

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	60	pF
		Outputs disabled	12	




PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS
PULSE DURATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PHZ}	GND



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - C. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - E. The outputs are measured one at a time with one transition per measurement.
 - F. t_{PZL} and t_{PZH} are the same as t_{dis} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms

SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit bus transceiver and register is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16652A consists of D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers. The device can be used as two 8-bit transceivers or one 16-bit transceiver.

Complementary output-enable (OEAB and $\overline{\text{OEBA}}$) inputs control the transceiver functions. Select-control (SAB and SBA) inputs select whether real-time or stored data is transferred. A low input level selects real-time data, and a high input level selects stored data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16652A.

DGG OR DL PACKAGE
(TOP VIEW)

10EAB	1	56	10EBA
1CLKAB	2	55	1CLKBA
1SAB	3	54	1SBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2SAB	26	31	2SBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2OEBA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

description (continued)

Data on the A or B bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the levels on the select-control or output-enable inputs. When SAB and SBA are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last level configuration.

To ensure the high-impedance state during power up or power down, OEBA should be tied to V_{CC} through a pullup resistor and OEAB should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The SN74LVCH16652A is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

INPUTS						DATA I/O†		OPERATION OR FUNCTION
OEAB	OEBA	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	↑	↑	X	X	Input	Input	Store A and B data
X	H	↑	H or L	X	X	Input	Unspecified‡	Store A, hold B
H	H	↑	↑	X‡	X	Input	Output	Store A in both registers
L	X	H or L	↑	X	X	Unspecified‡	Input	Hold A, store B
L	L	↑	↑	X	X‡	Output	Input	Store B in both registers
L	L	X	X	X	L	Output	Input	Real-time B data to A bus
L	L	X	H or L	X	H	Output	Input	Stored B data to A bus
H	H	X	X	L	X	Input	Output	Real-time A data to B bus
H	H	H or L	X	H	X	Input	Output	Stored A data to B bus
H	L	H or L	H or L	H	H	Output	Output	Stored A data to B bus and stored B data to A bus

† The data-output functions may be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions are always enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously.

Select control = H; clocks must be staggered to load both registers.



SN74LVCH16652A 16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997





Figure 1. Bus-Management Functions

SN74LVCH16652A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16652A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER

WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT	
V_{CC}	Supply voltage	Operating	2	3.6	V
		Data retention only	1.5		
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		V	
V_I	Input voltage	0	5.5	V	
V_O	Output voltage	High or low state	0	V_{CC}	V
		3 state	0	5.5	
I_{OH}	High-level output current	$V_{CC} = 2.7$ V	-12	mA	
		$V_{CC} = 3$ V	-24		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V	12	mA	
		$V_{CC} = 3$ V	24		
$\Delta t/\Delta V$	Input transition rise or fall rate	0	10	ns/V	
T_A	Operating free-air temperature	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN74LVCH16652A

16-BIT BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SCAS319E – NOVEMBER 1993 – REVISED JULY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V
			2.7 V	2.2			
		I _{OH} = -12 mA	3 V	2.4			
		I _{OH} = -24 mA	3 V	2.2			
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V
		I _{OL} = 12 mA	2.7 V			0.4	
		I _{OL} = 24 mA	3 V			0.55	
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μA
I _{I(hold)}	A or B ports	V _I = 0.8 V	3 V		75		μA
		V _I = 2 V	3 V		-75		
		V _I = 0 to 3.6 V‡	3.6 V			±500	
I _{off}		V _I or V _O = 5.5 V	0			±10	μA
I _{OZ} §		V _O = 0 to 5.5 V	3.6 V			±10	μA
I _{CC}		V _I = V _{CC} or GND	3.6 V	I _O = 0		20	μA
		3.6 V ≤ V _I ≤ 5.5 V¶				20	
ΔI _{CC}		One input at V _{CC} - 0.6 V. Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500	μA
C _I	Control inputs	V _I = V _{CC} or GND	3.3 V			5	pF
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V			8	pF

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current.

¶ This applies in the disabled state only.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency		150		150	MHz
t _w	Pulse duration, CLK high or low		3.3		3.3	ns
t _{su}	Setup time, A or B before CLKAB↑ or CLKBA↑	Data high or low	3		3.4	ns
t _h	Hold time, A or B after CLKAB↑ or CLKBA↑	Data high or low	0.2		0	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
			MIN	MAX	MIN	MAX	
f _{max}			150		150		MHz
t _{pd}	A or B	B or A	1.4	6.3		6.4	ns
	CLKAB or CLKBA	A or B	2.4	6.4		7.3	
	SAB or SBA	B or A	1.9	7.4		8.8	
t _{en}	$\overline{\text{OE}}$ or OE	A or B	1.6	6.3		6.6	ns
t _{dis}	$\overline{\text{OE}}$ or OE	A or B	1.2	6.2		6.6	ns




SN74LVCH16652A
16-BIT BUS TRANSCEIVER AND REGISTER
WITH 3-STATE OUTPUTS

SCAS319E - NOVEMBER 1993 - REVISED JULY 1997





operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	$C_L = 0$, $f = 10\text{ MHz}$	55	pF
			12	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR < 10 MHz; $Z_O = 50\ \Omega$; $t_r < 2.5\text{ ns}$; $t_f < 2.5\text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{pZL} and t_{pZH} are the same as t_{dis} .
 F. t_{pLZ} and t_{pHZ} are the same as t_{dis} .
 G. t_{pLH} and t_{pHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms



SN74LVCH16952A 16-BIT REGISTERED TRANSCIEVER WITH 3-STATE OUTPUTS

SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997

- Member of the Texas Instruments *Widebus™* Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Power Off Disables Inputs/Outputs, Permitting Live Insertion
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

description

This 16-bit registered transceiver is designed for 2.7-V to 3.6-V V_{CC} operation.

The SN74LVCH16952A contains two sets of D-type flip-flops for temporary storage of data flowing in either direction. It can be used as two 8-bit transceivers or one 16-bit transceiver. Data on the A or B bus is stored in the registers on the low-to-high transition of the clock (CLKAB or CLKBA) input, provided that the clock-enable ($\overline{\text{CEAB}}$ or $\overline{\text{CEBA}}$) input is low. Taking the output-enable ($\overline{\text{OEAB}}$ or $\overline{\text{OEBA}}$) input low accesses the data on either port.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74LVCH16952A is characterized for operation from -40°C to 85°C .

DGG OR DL PACKAGE
(TOP VIEW)

1OEAB	1	56	1OEBA
1CLKAB	2	55	1CLKBA
1CEAB	3	54	1CEBA
GND	4	53	GND
1A1	5	52	1B1
1A2	6	51	1B2
V_{CC}	7	50	V_{CC}
1A3	8	49	1B3
1A4	9	48	1B4
1A5	10	47	1B5
GND	11	46	GND
1A6	12	45	1B6
1A7	13	44	1B7
1A8	14	43	1B8
2A1	15	42	2B1
2A2	16	41	2B2
2A3	17	40	2B3
GND	18	39	GND
2A4	19	38	2B4
2A5	20	37	2B5
2A6	21	36	2B6
V_{CC}	22	35	V_{CC}
2A7	23	34	2B7
2A8	24	33	2B8
GND	25	32	GND
2CEAB	26	31	2CEBA
2CLKAB	27	30	2CLKBA
2OEAB	28	29	2OEBA



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC and Widebus are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN74LVCH16952A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997

FUNCTION TABLE†

INPUTS				OUTPUT B
$\overline{\text{CEBA}}$	$\overline{\text{CLKBA}}$	$\overline{\text{OEBA}}$	A	
H	X	L	X	B_0^\ddagger
X	L	L	X	B_0^\ddagger
L	↑	L	L	L
L	↑	L	H	H
X	X	H	X	Z

† A-to-B data flow is shown; B-to-A data flow is similar, but uses $\overline{\text{CEBA}}$, $\overline{\text{CLKBA}}$, and $\overline{\text{OEBA}}$.


‡ Level of B before the indicated steady-state input conditions were established



SN74LVCH16952A 16-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS

SCAS320D - NOVEMBER 1993 - REVISED JUNE 1997



logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN74LVCH16952A
16-BIT REGISTERED TRANSCIEVER
WITH 3-STATE OUTPUTS
SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997

logic diagram (positive logic)



SN74LVCH16952A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 6.5 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Voltage range applied to any output in the high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 6.5 V
Voltage range applied to any output in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2)	±50 mA
Continuous current through V_{CC} or GND	±100 mA
Package thermal impedance, θ_{JA} (see Note 3): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The value of V_{CC} is provided in the recommended operating conditions table.
3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		MIN	MAX	UNIT
V_{CC} Supply voltage	Operating	2	3.6	V
	Data retention only	1.5		
V_{IH} High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V	2		V
V_{IL} Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8	V
V_I Input voltage		0	5.5	V
V_O Output voltage	High or low state	0	V_{CC}	V
	3 state	0	5.5	
I_{OH} High-level output current	$V_{CC} = 2.7$ V		-12	mA
	$V_{CC} = 3$ V		-24	
I_{OL} Low-level output current	$V_{CC} = 2.7$ V		12	mA
	$V_{CC} = 3$ V		24	
$\Delta t/\Delta v$ Input transition rise or fall rate		0	10	ns/V
T_A Operating free-air temperature		-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.



SN74LVCH16952A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320D - NOVEMBER 1993 - REVISED JUNE 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	MIN	TYP†	MAX	UNIT	
V _{OH}		I _{OH} = -100 μA	2.7 V to 3.6 V	V _{CC} -0.2			V	
		I _{OH} = -12 mA	2.7 V	2.2				
			3 V	2.4				
			3 V	2.2				
V _{OL}		I _{OL} = 100 μA	2.7 V to 3.6 V			0.2	V	
		I _{OL} = 12 mA	2.7 V			0.4		
		I _{OL} = 24 mA	3 V			0.55		
I _I	Control inputs	V _I = 0 to 5.5 V	3.6 V			±5	μA	
I _{I(hold)}	A or B ports	V _I = 0.8 V	3 V	75			μA	
		V _I = 2 V	3 V	-75				
		V _I = 0 to 3.6 V‡	3.6 V			±500		
I _{off}		V _I or V _O = 5.5 V	0			±10	μA	
I _{OZ} §		V _O = 0 to 5.5 V	3.6 V			±10	μA	
I _{CC}		V _I = V _{CC} or GND	3.6 V	I _O = 0			20	μA
		3.6 V < V _I ≤ 5.5 V¶					20	
ΔI _{CC}		One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V			500	μA	
C _i	Control inputs	V _I = V _{CC} or GND	3.3 V	5			pF	
C _{IO}	A or B ports	V _O = V _{CC} or GND	3.3 V	8.5			pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

‡ This is the bus-hold maximum dynamic current required to switch the input from one state to another.

§ For I/O ports, the parameter I_{OZ} includes the input leakage current, but not I_{I(hold)}.

¶ This applies in the disabled state only.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 1)

		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		UNIT
		MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	150	0	150	MHz
t _w	Pulse duration, CLK high or low	3.3		3.3		ns
t _{su}	Setup time	Data before CLK↑	2.8	3.4		ns
		CE before CLK↑	1.4	1.8		
t _h	Hold time	Data after CLK↑	0.5	0.5		ns
		CE after CLK↑	1.9	1.1		



SN74LVCH16952A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 3.3$ V ± 0.3 V		$V_{CC} = 2.7$ V		UNIT
			MIN	MAX	MIN	MAX	
f_{max}			150		150		MHz
t_{pd}	CLKAB or CLKBA	B or A	1.6	6.6	7.6		ns
t_{en}	\overline{OE}	A or B	1.1		6.6		8
t_{dis}	\overline{OE}	A or B	1.9		6.7		7.1
$t_{sk(o)}^\dagger$			1				ns

[†] Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

operating characteristics, $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per transceiver	Outputs enabled	87	pF
		Outputs disabled	43	




SN74LVCH16952A
16-BIT REGISTERED TRANSCEIVER
WITH 3-STATE OUTPUTS

SCAS320D – NOVEMBER 1993 – REVISED JUNE 1997


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS PULSE DURATION




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	6 V
t_{PHZ}/t_{PZH}	GND



VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
SN54/74LV00A	Quadruple 2-Input Positive-NAND Gates 9-3
SN54/74LV02	Quadruple 2-Input Positive-NOR Gates 9-9
SN54/74LV04A	Hex Inverters 9-15
SN54/74LVU04	Hex Inverters 9-21
SN54/74LV08A	Quadruple 2-Input Positive-AND Gates 9-25
SN54/74LV14A	Hex Schmitt-Trigger Inverters 9-31
SN54/74LV32A	Quadruple 2-Input Positive-OR Gates 9-37
SN54/74LV74A	Dual Positive-Edge-Triggered D-Type Flip-Flops 9-43
SN54/74LV125	Quadruple Bus Buffer Gates With 3-State Outputs 9-49
SN54/74LV138	3-Line to 8-Line Decoders Demultiplexers 9-55
SN54/74LV164	8-Bit Parallel-Out Serial Shift Registers 9-61
SN54/74LV165	Parallel-Load 8-Bit Shift Register 9-67
SN54/74LV174	Hex D-Type Flip-Flops With Clear 9-73
SN54/74LV240A	Octal Buffers Drivers With 3-State Outputs 9-79
SN54/74LV244A	Octal Buffers Drivers With 3-State Outputs 9-85
SN54/74LV245A	Octal Bus Transceivers With 3-State Outputs 9-91
SN54/74LV273	Octal D-Type Flip-Flop With Clear 9-97
SN54/74LV373	Octal Transparent D-Type Latch With 3-State Outputs 9-103
SN54/74LV374	Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs . . . 9-109
SN54/74LV573	Octal Transparent D-Type Latches With 3-State Outputs 9-115
SN54/74LV574	Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs . . . 9-121

SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389A – OCTOBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These quadruple 2-input positive-NAND gates are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV00A perform the Boolean function $Y = \overline{A \cdot B}$ or $Y = \overline{A + B}$ in positive logic.

The SN54LV00A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV00A is characterized for operation from -40°C to 85°C .

SN54LV00A ... J OR W PACKAGE
SN74LV00A ... D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV00A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389A – OCTOBER 1997

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
DGV package	182°C/W
NS package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389A – OCTOBER 1997

recommended operating conditions (see Note 4)

		SN54LV00A		SN74LV00A		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	2	5.5	2	5.5	V	
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$	1.5	1.5		V	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$	0.5	0.5		V	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
V_I	Input voltage	0	5.5	0	5.5	V	
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2\text{ V}$	-50		-50	μA	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-2		-2	mA	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	-6		-6		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-12		-12		
I_{OL}	Low-level output current	$V_{CC} = 2\text{ V}$	50		50	μA	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	2		2	mA	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	6		6		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	12		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0	200	0	200	ns/V
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	0	100	0	100	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	0	20	0	20	
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	SN54LV00A			SN74LV00A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50\ \mu\text{A}$	2 V to 5.5 V	$V_{CC} - 0.1$			$V_{CC} - 0.1$			V
	$I_{OH} = -2\ \text{mA}$	2.3 V	2			2			
	$I_{OH} = -6\ \text{mA}$	3 V	2.48			2.48			
	$I_{OH} = -12\ \text{mA}$	4.5 V	3.8			3.8			
V_{OL}	$I_{OL} = 50\ \mu\text{A}$	2 V to 5.5 V	0.1			0.1			V
	$I_{OL} = 2\ \text{mA}$	2.3 V	0.4			0.4			
	$I_{OL} = 6\ \text{mA}$	3 V	0.44			0.44			
	$I_{OL} = 12\ \text{mA}$	4.5 V	0.55			0.55			
I_I	$V_I = V_{CC}$ or GND	5.5 V	± 1			± 1			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20			20			μA
I_{off}	$V_O = 5.5\text{ V}$	0 V	5			5			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	3.4			3.4			pF
		5 V	3.4			3.4			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389A – OCTOBER 1997

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV00A		SN74LV00A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	7.1	12.9	1	16	1	15	ns	
t _{pd}	A	Y	C _L = 50 pF	9.6	16.6	1	21	1	20	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV00A		SN74LV00A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	5	7.9	1	10.5	1	9.5	ns	
t _{pd}	A	Y	C _L = 50 pF	6.9	11.4	1	14	1	13	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV00A		SN74LV00A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	3.6	5.5	1	7.5	1	6.5	ns	
t _{pd}	A	Y	C _L = 50 pF	4.9	7.5	1	9.5	1	8.5	ns	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 5)

PARAMETER	DESCRIPTION	SN74LV00A			UNIT
		MIN	TYP	MAX	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}	0.2	0.8		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.1	-0.8		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	3.1			V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage		0.99		V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance	3.3 V	9.5	pF
		5 V	11	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV00A, SN74LV00A QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS389A – OCTOBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. The outputs are measured one at a time with one transition per measurement.
 D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV02, SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS183B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description


These quadruple 2-input positive-NOR gates are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV02 perform Boolean function $Y = \overline{A + B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.


The SN74LV02 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV02 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV02 is characterized for operation from -40°C to 85°C .

SN54LV02 . . . J OR W PACKAGE
SN74LV02 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV02 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 1996, Texas Instruments Incorporated

SN54LV02, SN74LV02

QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS183B - FEBRUARY 1993 - REVISED APRIL 1996

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the D, DB, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SN54LV02, SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS183B – FEBRUARY 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV02		SN74LV02		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-6		mA
		V _{CC} = 4.5 V to 5.5 V		-12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		6		mA
		V _{CC} = 4.5 V to 5.5 V		12		
Δt/Δv	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	SN54LV02			SN74LV02			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V _{CC} - 0.2			V
	I _{OH} = -6 mA	3 V	2.4			2.4			
	I _{OH} = -12 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA	3 V	0.4			0.4			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	2.5			2.5			

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV02						UNIT									
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V								
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX							
t _{pd}	A	Y	5			10			8			13			16			ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV02, SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES

SCLS183B - FEBRUARY 1993 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV02						UNIT		
			$V_{CC} = 5 V \pm 0.5 V$			$V_{CC} = 3.3 V \pm 0.3 V$				$V_{CC} = 2.7 V$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t_{pd}	A	Y	5	10	8	13	16	16	ns		

operating characteristics, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance per gate	$C_L = 50$ pF, $f = 10$ MHz	3.3 V	16	pF
			5 V	20	




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV02, SN74LV02 QUADRUPLE 2-INPUT POSITIVE-NOR GATES





SCLS183B – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$V_{CC} = 2.7 \text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_z	$2 \times V_{CC}$	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LV04A, SN74LV04A HEX INVERTERS

SCLS388 – SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**


description

These hex inverters are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV04A contain six independent inverters. These devices perform the Boolean function $Y = \bar{A}$.

The SN54LV04A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV04A is characterized for operation from -40°C to 85°C .

SN54LV04A ... J OR W PACKAGE
SN74LV04A ... D, DB, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV04A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV04A, SN74LV04A HEX INVERTERS

SCLS388 – SEPTEMBER 1997

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
NS package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

SN54LV04A, SN74LV04A HEX INVERTERS

SCLS388 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV04A		SN74LV04A		UNIT	
		MIN	MAX	MIN	MAX		
V _{CC}	Supply voltage	2	5.5	2	5.5	V	
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5	1.5		V	
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7	V _{CC} × 0.7			
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7	V _{CC} × 0.7			
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7	V _{CC} × 0.7			
V _{IL}	Low-level input voltage	V _{CC} = 2 V	0.5	0.5		V	
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.3	V _{CC} × 0.3			
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.3	V _{CC} × 0.3			
		V _{CC} = 2.7 V to 3.6 V	V _{CC} × 0.3	V _{CC} × 0.3			
V _I	Input voltage	0	5.5	0	5.5	V	
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V	
I _{OH}	High-level output current	V _{CC} = 2 V		-50	-50	μA	
		V _{CC} = 2.3 V to 2.7 V		-2	-2	mA	
		V _{CC} = 3 V to 3.6 V		-6	-6		
		V _{CC} = 4.5 V to 5.5 V		-12	-12		
I _{OL}	Low-level output current	V _{CC} = 2 V		50	50	μA	
		V _{CC} = 2.3 V to 2.7 V		2	2	mA	
		V _{CC} = 3 V to 3.6 V		6	6		
		V _{CC} = 4.5 V to 5.5 V		12	12		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V	0	200	0	200	ns/V
		V _{CC} = 3 V to 3.6 V	0	100	0	100	
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV04A			SN74LV04A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			V
	I _{OH} = -2 mA	2.3 V	2			2			
	I _{OH} = -6 mA	3 V	2.48			2.48			
	I _{OH} = -12 mA	4.5 V	3.8			3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V	0.1			0.1			V
	I _{OL} = 2 mA	2.3 V	0.4			0.4			
	I _{OL} = 6 mA	3 V	0.44			0.44			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	5.5 V	+1			+1			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	20			20			μA
I _{off}	V _O = 5.5 V	0 V	5			5			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.3			2.3			pF
		5 V	2.3			2.3			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV04A, SN74LV04A HEX INVERTERS

SCLS388 – SEPTEMBER 1997

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV04A		SN74LV04A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		7.1	11.7			1	14	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		10	15.5			1	18	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV04A		SN74LV04A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		5.1	7.1	1	8.5	1	8.5	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		7.3	10.6	1	12	1	12	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV04A		SN74LV04A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		3.6	5.5	1	6.5	1	6.5	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		5.1	7.5	1	8.5	1	8.5	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

noise characteristics, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 6)

PARAMETER		SN74LV04A			UNIT
		$V_{CC} = 3.3\text{ V}$			
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.26	0.8	V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		-0.1	-0.8	V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		3.1		V
$V_{IH(D)}$	High-level dynamic input voltage		2.31		V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.


operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	TYP	UNIT	
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V 5 V	9.6 11.4	pF

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 C. The outputs are measured one at a time with one transition per measurement.
 D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LVU04, SN74LVU04 HEX INVERTERS

SCLS185B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**

description


These hex inverters are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LVU04 contain six independent inverters with unbuffered outputs. These devices perform the Boolean function $Y = \bar{A}$.


The SN74LVU04 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVU04 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LVU04 is characterized for operation from -40°C to 85°C .

SN54LVU04 . . . J OR W PACKAGE
SN74LVU04 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LVU04 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated


SN54LVU04, SN74LVU04 HEX INVERTERS

SCLS185B – FEBRUARY 1993 – REVISED APRIL 1996

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, PW and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LVU04		SN74LVU04		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2.4	2.4	V
		$V_{CC} = 4.5$ V to 5.5 V		3.55	3.55	
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.5	0.5	V
		$V_{CC} = 4.5$ V to 5.5 V		0.8	0.8	
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		-6	-6	mA
		$V_{CC} = 4.5$ V to 5.5 V		-12	-12	
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6	6	mA
		$V_{CC} = 4.5$ V to 5.5 V		12	12	
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LVU04, SN74LVU04 HEX INVERTERS

SCLS185B – FEBRUARY 1993 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC} [†]	SN54LVU04			SN74LVU04			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	V _I = V _{IL} , I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.5			V _{CC} -0.5			V
	V _I = GND, I _{OH} = -6 mA		3 V	2.4			2.4			
	V _I = GND, I _{OH} = -12 mA		4.5 V	3.6			3.6			
V _{OL}	V _I = V _{IH} , I _{OL} = 100 μA		MIN to MAX				0.5			V
	V _I = V _{CC} , I _{OL} = 6 mA		3 V				0.4			
	V _I = V _{CC} , I _{OL} = 12 mA		4.5 V				0.55			
I _I	V _I = V _{CC} or GND			3.6 V			±1			μA
				5.5 V			±1			
I _{CC}	V _I = V _{CC} or GND, I _O = 0			3.6 V			20			μA
				5.5 V			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND		3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND			3.3 V			7			pF
				5 V			7.5			

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVU04									UNIT				
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V							
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX						
t _{pd}	A	Y	5			10			8			13			13	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVU04									UNIT				
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V			V _{CC} = 2.7 V							
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	MAX						
t _{pd}	A	Y	5			10			8			13			13	ns

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance per inverter	C _L = 50 pF, f = 10 MHz	3.3 V	7	pF
			5 V	12	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-23

SN54LVU04, SN74LVU04 HEX INVERTERS





SCLS185B - FEBRUARY 1993 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$V_{CC} = 2.7 \text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_z	$2 \times V_{CC}$	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV08A, SN74LV08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387 – SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Ceramic (J) 300-mil DIPs**


description

These quadruple 2-input positive-AND gates are designed for 2-V to 5.5-V V_{CC} operation.


The $\overline{\text{LV08A}}$ perform Boolean function $Y = A \cdot B$ or $Y = \overline{A} + \overline{B}$ in positive logic.

The SN54LV08A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV08A is characterized for operation from -40°C to 85°C .

SN54LV08A . . . J OR W PACKAGE
SN74LV08A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV08A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV08A, SN74LV08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387 – SEPTEMBER 1997

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
DGV package	182°C/W
NS package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JEDEC 51.

SN54LV08A, SN74LV08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

			SN54LV08A		SN74LV08A		UNIT
			MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage		2	5.5	2	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$	1.5		1.5		V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.7$		$V_{CC} \times 0.7$		
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$	0.5		0.5		V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
V_I	Input voltage		0	5.5	0	5.5	V
V_O	Output voltage		0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2\text{ V}$	-50		-50		μA
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-2		-2		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	-6		-6		mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-12		-12		
I_{OL}	Low-level output current	$V_{CC} = 2\text{ V}$	50		50		μA
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	2		2		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	6		6		mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	12		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0	200	0	200	ns/V
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	0	100	0	100	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	0	20	0	20	
T_A	Operating free-air temperature		-55	125	-40	85	$^{\circ}\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	SN54LV08A			SN74LV08A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50\ \mu\text{A}$	2 V to 5.5 V	$V_{CC} - 0.1$			$V_{CC} - 0.1$			V
	$I_{OH} = -2\ \text{mA}$	2.3 V	2			2			
	$I_{OH} = -6\ \text{mA}$	3 V	2.48			2.48			
	$I_{OH} = -12\ \text{mA}$	4.5 V	3.8			3.8			
V_{OL}	$I_{OL} = 50\ \mu\text{A}$	2 V to 5.5 V	0.1			0.1			V
	$I_{OL} = 2\ \text{mA}$	2.3 V	0.4			0.4			
	$I_{OL} = 6\ \text{mA}$	3 V	0.44			0.44			
	$I_{OL} = 12\ \text{mA}$	4.5 V	0.55			0.55			
I_I	$V_I = V_{CC}$ or GND	5.5 V	± 1			± 1			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20			20			μA
I_{off}	$V_O = 5.5\text{ V}$	0 V	5			5			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	3.4			3.4			pF
		5 V	3.4			3.4			

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV08A, SN74LV08A

QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387 – SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV08A		SN74LV08A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$	7.9	13.8		1	17	1	16	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$	10.5	17.3		1	21	1	20	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV08A		SN74LV08A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$	5.6	8.8		1	11.5	1	10.5	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$	7.5	12.3		1	15	1	14	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV08A		SN74LV08A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$	4.1	5.9		1	8	1	7	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$	5.5	7.9		1	10	1	9	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 5)

PARAMETER	SN74LV08A			UNIT
	MIN	TYP	MAX	
$V_{OL(P)}$ Quiet output, maximum dynamic V_{OL}	0.2	0.8		V
$V_{OL(V)}$ Quiet output, minimum dynamic V_{OL}	-0.1	-0.8		V
$V_{OH(V)}$ Quiet output, minimum dynamic V_{OH}	3.1			V
$V_{IH(D)}$ High-level dynamic input voltage	2.31			V
$V_{IL(D)}$ Low-level dynamic input voltage	0.99			V

NOTE 5: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	9.5	pF
		5 V	11	

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV08A, SN74LV08A QUADRUPLE 2-INPUT POSITIVE-AND GATES

SCLS387 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - C. The outputs are measured one at a time with one transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These hex Schmitt-trigger inverters are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV14A contain six independent inverters. These devices perform the Boolean function $Y = \bar{A}$.

The SN54LV14A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV14A is characterized for operation from -40°C to 85°C .

SN54LV14A . . . J OR W PACKAGE
SN74LV14A . . . D, DB, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV14A . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

logic symbol†



logic diagram, each inverter (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
NS package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV14A		SN74LV14A		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2	5.5	2	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$	1.5	1.5		V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$		
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$		0.5	0.5	V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$		
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$		
V_I	Input voltage	0	5.5	0	5.5	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2\text{ V}$		-50	-50	μA
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$		-2	-2	mA
		$V_{CC} = 3\text{ V to }3.6\text{ V}$		-6	-6	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		-12	-12	
I_{OL}	Low-level output current	$V_{CC} = 2\text{ V}$		50	50	μA
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$		2	2	mA
		$V_{CC} = 3\text{ V to }3.6\text{ V}$		6	6	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		12	12	
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-33

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV14A			SN74LV14A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{T+} Positive-going threshold		2.5 V			1.75			1.75	V
		3.3 V			2.31			2.31	
		5 V			3.5			3.5	
V _{T-} Negative-going threshold		2.5 V	0.75			0.75			V
		3.3 V	0.99			0.99			
		5 V	1.5			1.5			
ΔV _T Hysteresis (V _{T+} – V _{T-})		2.5 V	0.25		1	0.25		1	V
		3.3 V	0.33		1.32	0.33		1.32	
		5 V	0.5		2	0.5		2	
V _{OH}	I _{OH} = –50 μA	2 V to 5.5 V	V _{CC} – 0.1			V _{CC} – 0.1			V
	I _{OH} = –2 mA	2.3 V	2			2			
	I _{OH} = –6 mA	3 V	2.48			2.48			
	I _{OH} = –12 mA	4.5 V	3.8			3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V				0.1			V
	I _{OL} = 2 mA	2.3 V				0.4			
	I _{OL} = 6 mA	3 V				0.44			
	I _{OL} = 12 mA	4.5 V				0.55			
I _I	V _I = V _{CC} or GND	5.5 V				±1			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V				20			μA
I _{off}	V _O = 5.5 V	0 V				5			μA
C _I	V _I = V _{CC} or GND	3.3 V	2.3			2.3			pF
		5 V	2.3			2.3			

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25° C			SN54LV14A		SN74LV14A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	10.2	19.7		1	22	1	22	ns
t _{pd}	A	Y	C _L = 50 pF	13.3	24		1	27	1	27	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25° C			SN54LV14A		SN74LV14A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	7.3	12.8		1	15.9	1	15	ns
t _{pd}	A	Y	C _L = 50 pF	9.6	16.3		1	19.4	1	18.5	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25° C			SN54LV14A		SN74LV14A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	5.1	8.6		1	10	1	10	ns
t _{pd}	A	Y	C _L = 50 pF	6.7	10.6		1	12	1	12	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

noise characteristics, C_L = 50 pF, T_A = 25° C (see Note 6)

PARAMETER		SN74LV14A			UNIT
		V _{CC} = 3.3 V			
		MIN	TYP	MAX	
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}	0.22	0.8		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}	-0.1	-0.8		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}	3.1			V
V _{IH(D)}	High-level dynamic input voltage	2.31			V
V _{IL(D)}	Low-level dynamic input voltage	0.99			V

NOTE 5: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, T_A = 25° C

PARAMETER		TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	3.3 V	8.8	pF
			5 V	9.6	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV14A, SN74LV14A HEX SCHMITT-TRIGGER INVERTERS

SCLS386 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - C. The outputs are measured one at a time with one transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pD} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV32A, SN74LV32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385 - SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce)**
< 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$
- **Typical V_{OHV} (Output V_{OH} Undershoot)**
> 2 V at V_{CC} , $T_A = 25^\circ\text{C}$
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These quadruple 2-input positive-OR gates are designed for 2-V to 5.5-V V_{CC} operation.


The LV32A perform the Boolean function $Y = A + B$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The SN54LV32A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV32A is characterized for operation from -40°C to 85°C .

SN54LV32A . . . J OR W PACKAGE
SN74LV32A . . . D, DB, DGV, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV32A . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection

FUNCTION TABLE
(each gate)

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV32A, SN74LV32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385 – SEPTEMBER 1997

logic symbol†



logic diagram, each gate (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, DGV, J, NS, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
DGV package	182°C/W
N package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



SN54LV32A, SN74LV32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV32A		SN74LV32A		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	2	5.5	2	5.5	V	
V_{IH}	High-level input voltage	$V_{CC} = 2\text{ V}$	1.5	1.5		V	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
V_{IL}	Low-level input voltage	$V_{CC} = 2\text{ V}$	0.5		0.5	V	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
		$V_{CC} = 2.7\text{ V to }3.6\text{ V}$	$V_{CC} \times 0.3$		$V_{CC} \times 0.3$		
V_I	Input voltage	0	5.5	0	5.5	V	
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2\text{ V}$	-50		-50	μA	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	-2		-2	mA	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	-6		-6		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	-12		-12		
I_{OL}	Low-level output current	$V_{CC} = 2\text{ V}$	50		50	μA	
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	2		2	mA	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	6		6		
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	12		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	0	200	0	200	ns/V
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	0	100	0	100	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	0	20	0	20	
T_A	Operating free-air temperature	-55	125	-40	85	$^{\circ}\text{C}$	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}	SN54LV32A			SN74LV32A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OH}	$I_{OH} = -50\ \mu\text{A}$	2 V to 5.5 V	$V_{CC} - 0.1$			$V_{CC} - 0.1$			V
	$I_{OH} = -2\ \text{mA}$	2.3 V	2			2			
	$I_{OH} = -6\ \text{mA}$	3 V	2.48			2.48			
	$I_{OH} = -12\ \text{mA}$	4.5 V	3.8			3.8			
V_{OL}	$I_{OL} = 50\ \mu\text{A}$	2 V to 5.5 V	0.1			0.1			V
	$I_{OL} = 2\ \text{mA}$	2.3 V	0.4			0.4			
	$I_{OL} = 6\ \text{mA}$	3 V	0.44			0.44			
	$I_{OL} = 12\ \text{mA}$	4.5 V	0.55			0.55			
I_I	$V_I = V_{CC}$ or GND	5.5 V	± 1			± 1			μA
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V	20			20			μA
I_{off}	$V_O = 5.5\text{ V}$	0 V	5			5			μA
C_i	$V_I = V_{CC}$ or GND	3.3 V	3.4			3.4			pF
		5 V	3.4			3.4			

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV32A, SN74LV32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385 – SEPTEMBER 1997

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 2.3\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV32A		SN74LV32A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		7.1	12.8	1	16	1	15	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		9.6	16.2	1	20	1	19	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV32A		SN74LV32A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		5	7.9	1	9.5	1	9.5	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		6.9	11.4	1	13	1	13	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV32A		SN74LV32A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$		3.6	5.5	1	6.5	1	6.5	ns
t_{pd}	A	Y	$C_L = 50\text{ pF}$		4.9	7.5	1	8.5	1	8.5	ns

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 5)

PARAMETER		SN74LV32A			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}	0.2	0.8		V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}	-0.1	-0.8		V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		3.1		V
$V_{IH(D)}$	High-level dynamic input voltage		2.31		V
$V_{IL(D)}$	Low-level dynamic input voltage			0.99	V

NOTE 5: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V 5 V	9.5 11	pF

PRODUCT PREVIEW Information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV32A, SN74LV32A QUADRUPLE 2-INPUT POSITIVE-OR GATES

SCLS385 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 - C. The outputs are measured one at a time with one transition per measurement.
 - D. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381A – AUGUST 1997 – REVISED OCTOBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Package Options Include Plastic Small-Outline (D, NS), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Package, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These dual positive-edge-triggered D-type flip-flops are designed for 2-V to 5.5-V V_{CC} operation.


A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) inputs meeting the setup-time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The SN54LV74A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV74A is characterized for operation from -40°C to 85°C .

SN54LV74A ... J OR W PACKAGE
SN74LV74A ... D, DB, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV74A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS


SCLS381A – AUGUST 1997 – REVISED OCTOBER 1997

FUNCTION TABLE

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H [†]	H [†]
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	\bar{Q}_0


[†] This configuration is unstable; that is, it does not persist when PRE or CLR returns to its inactive (high) level.

logic symbol[‡]



[‡] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, NS, PW, and W packages.

logic diagram, each flip-flop (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV74A, SN74LV74A

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381A – AUGUST 1997 – REVISED OCTOBER 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Package thermal impedance, θ_{JA} (see Note 3):	
D package	127°C/W
DB package	158°C/W
NS package	127°C/W
PW package	170°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions (see Note 4)

		SN54LV74A		SN74LV74A		UNIT	
		MIN	MAX	MIN	MAX		
V_{CC}	Supply voltage	2	5.5	2	5.5	V	
V_{IH}	High-level input voltage	$V_{CC} = 2$ V	1.5	1.5		V	
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.7$	$V_{CC} \times 0.7$			
V_{IL}	Low-level input voltage	$V_{CC} = 2$ V		0.5	0.5	V	
		$V_{CC} = 2.3$ V to 2.7 V	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
		$V_{CC} = 3$ V to 3.6 V	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
		$V_{CC} = 4.5$ V to 5.5 V	$V_{CC} \times 0.3$	$V_{CC} \times 0.3$			
V_I	Input voltage	0	5.5	0	5.5	V	
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V	
I_{OH}	High-level output current	$V_{CC} = 2$ V		-50	-50	μ A	
		$V_{CC} = 2.3$ V to 2.7 V		-2	-2	mA	
		$V_{CC} = 3$ V to 3.6 V		-6	-6		
		$V_{CC} = 4.5$ V to 5.5 V		-12	-12		
I_{OL}	Low-level output current	$V_{CC} = 2$ V		50	50	μ A	
		$V_{CC} = 2.3$ V to 2.7 V		2	2	mA	
		$V_{CC} = 3$ V to 3.6 V		6	6		
		$V_{CC} = 4.5$ V to 5.5 V		12	12		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 2.3$ V to 2.7 V	0	200	0	200	ns/V
		$V_{CC} = 3$ V to 3.6 V	0	100	0	100	
		$V_{CC} = 4.5$ V to 5.5 V	0	20	0	20	
T_A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381A – AUGUST 1997 – REVISED OCTOBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV74A		SN74LV74A		UNIT
			MIN	TYP	MAX	MIN	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1		V _{CC} - 0.1		V
	I _{OH} = -2 mA	2.3 V	2		2		
	I _{OH} = -6 mA	3 V	2.48		2.48		
	I _{OH} = -12 mA	4.5 V	3.8		3.8		
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V	0.1		0.1		V
	I _{OL} = 2 mA	2.3 V	0.4		0.4		
	I _{OL} = 6 mA	3 V	0.44		0.44		
	I _{OL} = 12 mA	4.5 V	0.55		0.55		
I _I	V _I = V _{CC} or GND	5.5 V	±1		±1		μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	20		20		μA
I _{off}	V _O = 5.5 V	0 V	5		5		μA
C _I	V _I = V _{CC} or GND	3.3 V	2.1		2.1		pF
		5 V	2.1		2.1		

timing requirements over recommended operating free-air temperature, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER			T _A = 25° C		SN54LV74A		SN74LV74A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration	PRE or CLR low	8		9		9		ns
		CLK	8		9		9		
t _{su}	Setup time before CLK ↑	Data	8		9		9		ns
		PRE or CLR inactive	7		7		7		
t _h	Hold time, data after CLK ↑	0.5		0.5		0.5		ns	

timing requirements over recommended operating free-air temperature, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER			T _A = 25° C		SN54LV74A		SN74LV74A		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration	PRE or CLR low	6		7		7		ns
		CLK	6		7		7		
t _{su}	Setup time before CLK ↑	Data	6		7		7		ns
		PRE or CLR inactive	5		5		5		
t _h	Hold time, data after CLK ↑	0.5		0.5		0.5		ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381A - AUGUST 1997 - REVISED OCTOBER 1997

timing requirements over recommended operating free-air temperature, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER			$T_A = 25^\circ\text{C}$			UNIT
			MIN	MAX	MAX	
t_w	Pulse duration	PRE or CLR low	5		5	ns
		CLK	5		5	
t_{su}	Setup time before CLK \uparrow	Data	5		5	ns
		PRE or CLR inactive	3		3	
t_h	Hold time, data after CLK \uparrow		0.5		0.5	ns

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV74A		SN74LV74A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}^*$	50	100		40		40	MHz	
			$C_L = 50\text{ pF}$	30	70		25		25		
t_{pd}^*	PRE or CLR	Q or Q	$C_L = 15\text{ pF}$	9.8	14.8		1	17	1	17	ns
	CLK			11.1	16.4		1	19	1	19	
t_{pd}	PRE or CLR	Q or Q	$C_L = 50\text{ pF}$	13	17.4		1	20	1	20	ns
	CLK			14.2	20		1	23	1	23	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV74A		SN74LV74A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}^*$	80	140		70		70	MHz	
			$C_L = 50\text{ pF}$	50	90		45		45		
t_{pd}^*	PRE or CLR	Q or Q	$C_L = 15\text{ pF}$	6.9	12.3		1	14.5	1	14.5	ns
	CLK			7.9	11.9		1	14	1	14	
t_{pd}	PRE or CLR	Q or Q	$C_L = 50\text{ pF}$	9.2	15.8		1	18	1	18	ns
	CLK			10.2	15.4		1	17.5	1	17.5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

switching characteristics over recommended operating free-air temperature range, $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV74A		SN74LV74A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			$C_L = 15\text{ pF}^*$	130	180		110		110	MHz	
			$C_L = 50\text{ pF}$	90	140		75		75		
t_{pd}^*	PRE or CLR	Q or Q	$C_L = 15\text{ pF}$	5	7.7		1	9	1	9	ns
	CLK			5.6	7.3		1	8.5	1	8.5	
t_{pd}	PRE or CLR	Q or Q	$C_L = 50\text{ pF}$	6.6	9.7		1	11	1	11	ns
	CLK			7.2	9.3		1	10.5	1	10.5	

* On products compliant to MIL-PRF-38535, this parameter is not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655309 • DALLAS, TEXAS 75265

SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS

SCLS381A – AUGUST 1997 – REVISED OCTOBER 1997

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 5)


PARAMETER		SN74LV74A			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}	0.1	0.8		V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}	-0.04	-0.8		V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}	3.2			V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage		0.99		V

NOTE 5: Characteristics are for surface-mount packages only.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	21	pF
			5 V	23	

PARAMETER MEASUREMENT INFORMATION



- NOTES:
- C_L includes probe and jig capacitance.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 1\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 3\text{ ns}$, $t_f \leq 3\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV125, SN74LV125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES003B – NOVEMBER 1994 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8 V$ at V_{CC} , $T_A = 25^\circ C$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2 V$ at V_{CC} , $T_A = 25^\circ C$**
- **ESD Protection Exceeds 2000 V per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200 pF$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These quadruple bus buffer gates are designed for 2.7-V to 5.5-V V_{CC} operation.


The LV125 feature independent line drivers with 3-state outputs. Each output is disabled when the associated output-enable (\overline{OE}) input is high.

The SN54LV125 is characterized for operation over the full military temperature range of $-55^\circ C$ to $125^\circ C$. The SN74LV125 is characterized for operation from $-40^\circ C$ to $85^\circ C$.

SN54LV125 . . . J OR W PACKAGE
SN74LV125 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV125 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54LV125, SN74LV125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES003B – NOVEMBER 1994 – REVISED APRIL 1996


logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
D package	1.25 W
DB or PW package	0.5 W
Operating free-air temperature range, T_A	–40°C to 85°C
Storage temperature range, T_{stg}	–65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV125, SN74LV125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SCES003B – NOVEMBER 1994 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV125		SN74LV125		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-8		mA
		V _{CC} = 4.5 V to 5.5 V		-16		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		8		mA
		V _{CC} = 4.5 V to 5.5 V		16		
Δt/ΔV	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	SN54LV125		SN74LV125		UNIT
			MIN	TYP [†]	MAX	MIN	
V _{OH}	I _{OH} = -100 μA	MIN to MAX [‡]	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -8 mA	3 V	2.4		2.4		
	I _{OH} = -16 mA	4.5 V	3.6		3.6		
V _{OL}	I _{OL} = 100 μA	MIN to MAX [‡]	0.2		0.2		V
	I _{OL} = 8 mA	3 V	0.4		0.4		
	I _{OL} = 16mA	4.5 V	0.55		0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±1		±1		μA
		5.5 V	±1		±1		
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5		±5		μA
		5.5 V	±5		±5		
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		20		μA
		5.5 V	20		20		
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500		500		μA
C _i	V _I = V _{CC} or GND	3.3 V	3.5		3.5		pF
		5 V	3.5		3.5		
C _o	V _O = V _{CC} or GND	3.3 V	8		8		pF
		5 V	8		8		

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

[‡] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-51

SN54LV125, SN74LV125

QUADRUPLE BUS BUFFER GATES

WITH 3-STATE OUTPUTS

SCES003B – NOVEMBER 1994 – REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV125						UNIT		
			$V_{CC} = 5.5$ V ± 0.5 V			$V_{CC} = 3.3$ V ± 0.3 V				$V_{CC} = 2.7$ V	
			MIN	TYP†	MAX	MIN	TYP†	MAX		MIN	MAX
t_{pd}	A	Y	7	18		9	19		23	ns	
t_{en}	\overline{OE}	Y	5	19		7	25		31	ns	
t_{dis}	\overline{OE}	Y	7	17		9	23		28	ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV125						UNIT		
			$V_{CC} = 5.5$ V ± 0.5 V			$V_{CC} = 3.3$ V ± 0.3 V				$V_{CC} = 2.7$ V	
			MIN	TYP†	MAX	MIN	TYP†	MAX		MIN	MAX
t_{pd}	A	Y	7	18		9	19		23	ns	
t_{en}	\overline{OE}	Y	5	19		7	25		31	ns	
t_{dis}	\overline{OE}	Y	7	17		9	23		28	ns	

† All typical values are at $V_{CC} = 3.3$ V, $T_A = 25^\circ$ C.

operating characteristics, $T_A = 25^\circ$ C

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT	
C_{pd}	Power dissipation capacitance					$C_L = 50$ pF, $f = 10$ MHz
		Outputs enabled	3.3 V	45	pF	
		Outputs disabled		5		
		Outputs enabled	5 V	48	pF	
Outputs disabled	5					

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV125, SN74LV125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS





SCES003B – NOVEMBER 1994 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5\text{ V}$ to 5.5 V	$V_{CC} = 2.7\text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_z	$2 \times V_{CC}$	6 V



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These 3-line to 8-line decoders/demultiplexers are designed for 2.7-V to 5.5-V V_{CC} operation.


The 'LV138 are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory are usually less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.


The SN74LV138 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV138 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV138 is characterized for operation from -40°C to 85°C .

SN54LV138 . . . J OR W PACKAGE
SN74LV138 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV138 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated



SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

FUNCTION TABLE

ENABLE INPUTS			SELECT INPUTS			OUTPUTS							
G1	$\overline{G2A}$	$\overline{G2B}$	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	L	H	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	H	L	H	H
H	L	L	H	H	L	H	H	H	H	H	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

logic symbols (alternatives)†




† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

SN54LV138, SN74LV138
3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D - FEBRUARY 1993 - REVISED JULY 1996

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV138, SN74LV138

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LV138		SN74LV138		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
		$V_{CC} = 4.5$ V to 5.5 V		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
		$V_{CC} = 4.5$ V to 5.5 V		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		-6		mA
		$V_{CC} = 4.5$ V to 5.5 V		-12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6		mA
		$V_{CC} = 4.5$ V to 5.5 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV138, SN74LV138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SCLS190D – FEBRUARY 1993 – REVISED JULY 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V _{CC} †	SN54LV138			SN74LV138			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA		MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -6 mA		3 V	2.4			2.4			
	I _{OH} = -12 mA		4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA		MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA		3 V	0.4			0.4			
	I _{OL} = 12 mA		4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND		3.6 V	±1			±1			μA
			5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND	I _O = 0	3.6 V	20			20			μA
			5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V	Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND		3.3 V	2.5			2.5			pF
			5 V	2.1			2.1			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV138						UNIT			
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX	
t _{pd}	A, B, or C	Y	8	16		10	21		26	ns		
	Enable		8	19		10	23		29			

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV138						UNIT			
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX	
t _{pd}	A, B, or C	Y	8	16		10	21		26	ns		
	Enable		8	19		10	23		29			

operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance per channel C _L = 50 pF, f = 10 MHz	3.3 V	47	pF
		5 V	49	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV164, SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description


These 8-bit parallel-out serial shift registers are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV164 feature AND-gated serial (A and B) inputs and an asynchronous clear ($\overline{\text{CLR}}$) input. The gated serial inputs permit complete control over incoming data as a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of the clock (CLK) input.


The SN74LV164 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV164 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV164 is characterized for operation from -40°C to 85°C .

SN54LV164 . . . J OR W PACKAGE
SN74LV164 . . . D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV164 . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1996, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV164, SN74LV164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996


FUNCTION TABLE

INPUTS				OUTPUTS		
CLR	CLK	A	B	Q _A	Q _B ... Q _H	
L	X	X	X	L	L	L
H	L	X	X	Q _{A0}	Q _{B0}	Q _{H0}
H	↑	H	H	H	Q _{An}	Q _{Gn}
H	↑	L	X	L	Q _{An}	Q _{Gn}
H	↑	X	L	L	Q _{An}	Q _{Gn}

Q_{A0}, Q_{B0}, Q_{H0} = the level of Q_A, Q_B, or Q_H, respectively, before the indicated steady-state inputs conditions were established


Q_{An}, Q_{Gn} = the level of Q_A or Q_G before the most recent ↑ transition of the clock; indicates a 1-bit shift

logic symbol



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram (positive logic)




 **TEXAS
INSTRUMENTS**

SN54LV164, SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996

typical clear, shift, and clear sequences



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.25 W
DB or PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV164, SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV164		SN74LV164		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-6		mA
		V _{CC} = 4.5 V to 5.5 V		-12		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		6		mA
		V _{CC} = 4.5 V to 5.5 V		12		
Δt/v	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV164			SN74LV164			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V _{CC} - 0.2			V
	I _{OH} = -6 mA	3 V	2.4			2.4			
	I _{OH} = -12 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA	3 V	0.4			0.4			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV164, SN74LV164

8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV164						UNIT
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	40	0	35	0	30	MHz
t _w	Pulse duration	CLR low	14		16		18	ns
		CLK high or low	14		16		18	
t _{su}	Setup time, data before CLK↑	Data	8		10		12	ns
		CLR inactive	5		6		7	
t _h	Hold time, data after CLK↑	3		3		3	ns	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV164						UNIT
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	40	0	35	0	30	MHz
t _w	Pulse duration	CLR low	14		16		18	ns
		CLK high or low	14		16		18	
t _{su}	Setup time, data before CLK↑	Data	8		10		12	ns
		CLR inactive	5		6		7	
t _h	Hold time, data after CLK↑	3		3		3	ns	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV164						UNIT		
			V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			40	90		35	75		30	MHz	
t _{pd}	CLK	Q		10	20		14	26		32	ns
t _{PHL}	CLR	Q		12	20		16	26		32	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV164						UNIT		
			V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			40	90		35	75		30	MHz	
t _{pd}	CLK	Q		10	20		14	26		32	ns
t _{PHL}	CLR	Q		12	20		16	26		32	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-65

SN54LV164, SN74LV164


8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS191B – FEBRUARY 1993 – REVISED APRIL 1996

operating characteristics, $T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS	TYP	TYP	UNIT
C_{pd}	Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	74	pF
			5 V	75	

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5\text{ V}$ to 5.5 V	$V_{CC} = 2.7\text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_z	$2 \times V_{CC}$	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCES007B – MARCH 1995 – REVISED APRIL 1996

- EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) < 2 V at V_{CC} , $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description


The 'LV165 parallel-load, 8-bit shift registers are designed for 2.7-V to 5.5-V V_{CC} operation.

When the device is clocked, data is shifted toward the serial output Q_H . Parallel-in access to each stage is provided by eight individual direct data inputs that are enabled by a low level at the SH/\overline{LD} input. The 'LV165 feature a clock inhibit function and a complemented serial output \overline{Q}_H .


Clocking is accomplished by a low-to-high transition of the clock (CLK) input while SH/\overline{LD} is held high and clock inhibit (CLK INH) is held low. The functions of the CLK and CLK INH inputs are interchangeable. Since a low CLK input and a low-to-high transition of CLK INH accomplishes clocking, CLK INH should be changed to the high level only while CLK is high. Parallel loading is inhibited when SH/\overline{LD} is held high. The parallel inputs to the register are enabled while SH/\overline{LD} is held low independently of the levels of CLK, CLK INH, or SER.

The SN54LV165 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV165 is characterized for operation from -40°C to 85°C .

SN54LV165...J OR W PACKAGE
SN74LV165...D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV165...FK PACKAGE
(TOP VIEW)



NC – No internal connection

FUNCTION TABLE

INPUTS			OPERATION
SH/\overline{LD}	CLK	CLK INH	
L	X	X	Parallel load
H	H	X	Q_0
H	X	H	Q_0
H	L	\uparrow	Shift
H	\uparrow	L	Shift



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER


SCES007B – MARCH 1995 – REVISED APRIL 1996

logic diagram (positive logic)



Pin numbers shown are for D, DB, J, PW, and W packages.

typical shift, load, and inhibit sequences



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCES007B – MARCH 1995 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V_{CC}	-0.5 V to 4.6 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 25 mA
Continuous current through V_{CC} or GND	± 50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.30 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LV165		SN74LV165		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
		$V_{CC} = 4.5$ V to 5.5 V		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
		$V_{CC} = 4.5$ V to 5.5 V		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		-6		mA
		$V_{CC} = 4.5$ V to 5.5 V		-12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6		mA
		$V_{CC} = 4.5$ V to 5.5 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	$^\circ\text{C}$

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75285

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCES007B – MARCH 1995 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV165			SN74LV165			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -6 mA	3 V	2.4			2.4			
	I _{OH} = -12 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA	3 V	0.4			0.4			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV165						UNIT		
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V				
		MIN	MAX	MIN	MAX	MIN	MAX			
f _{clock}	Clock frequency	0	50	0	40	0	30	MHz		
t _w	Pulse duration	CLK high or low		14		18		22		ns
		SH/LD low		14		18		22		
t _{su}	Setup time	SH/LD high before CLK↑		10		13		17		ns
		SER before CLK↑		8		11		14		
		CLK INH before CLK↑		10		12		15		
		Data before SH/LD↑		8		12		17		
t _h	Hold time	SER data after CLK↑		6		6		5		ns
		Parallel data after SH/LD↑		6		6		5		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER

SCES007B – MARCH 1995 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV165						UNIT	
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	50	0	40	0	30	MHz	
t _w	Pulse duration	CLK high or low		14		18		22	ns
		SH/LD low		14		18		22	
t _{SU}	Setup time	SH/LD high before CLK↑		10		13		17	ns
		SER before CLK↑		8		11		14	
		CLK INH before CLK↑		10		12		15	
		Data before SH/LD↑		8		12		17	
t _H	Hold time	SER data after CLK↑		6		6		5	ns
		Parallel data after SH/LD↑		6		6		5	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV165						UNIT		
			V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			50	90		40	75		30	MHz	
t _{pd}	CLK	Q _H or \bar{Q}_H		20	24		20	38		47	ns
	SH/LD			19	24		19	36		44	
	H			15	20		15	29		36	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV165						UNIT		
			V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			50	90		40	75		30	MHz	
t _{pd}	CLK	Q _H or \bar{Q}_H		20	24		20	38		47	ns
	SH/LD			19	24		19	36		44	
	H			15	20		15	29		36	

operating characteristics, T_A = 25°C

PARAMETER		TEST CONDITIONS		V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance	C _L = 50 pF,	f = 10 MHz	3.3 V	33	pF
				5 V	57	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV165, SN74LV165 PARALLEL-LOAD 8-BIT SHIFT REGISTER





SCES007B – MARCH 1995 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$V_{CC} = 2.7 \text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_Z	$2 \times V_{CC}$	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV174, SN74LV174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS192B - FEBRUARY 1993 - REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description


These hex D-type flip-flops are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV174 are monolithic positive-edge-triggered flip-flops with a direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.


The SN74LV174 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV174 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV174 is characterized for operation from -40°C to 85°C .

SN54LV174... J OR W PACKAGE
SN74LV174... D, DB, OR PW PACKAGE
(TOP VIEW)



SN54LV174... FK PACKAGE
(TOP VIEW)



NC - No internal connection

FUNCTION TABLE

INPUTS			OUTPUT
$\overline{\text{CLR}}$	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q_0



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54LV174, SN74LV174 HEX D-TYPE FLIP-FLOPS WITH CLEAR


SCLS192B - FEBRUARY 1993 - REVISED APRIL 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, DB, J, PW, and W packages.

logic diagram (positive logic)



SN54LV174, SN74LV174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS192B – FEBRUARY 1993 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): D package	1.3 W
DB package	0.55 W
PW package	0.5 W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LV174		SN74LV174		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
		$V_{CC} = 4.5$ V to 5.5 V		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
		$V_{CC} = 4.5$ V to 5.5 V		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		-6		mA
		$V_{CC} = 4.5$ V to 5.5 V		-12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6		mA
		$V_{CC} = 4.5$ V to 5.5 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV174, SN74LV174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS192B - FEBRUARY 1993 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV174			SN74LV174			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} - 0.2			V _{CC} - 0.2			V
	I _{OH} = -6 mA	3 V	2.4			2.4			
	I _{OH} = -12 mA	4.5	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 6 mA	3 V	0.4			0.4			
	I _{OL} = 12 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV174						UNIT
		V _{CC} = 5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V		
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	0	40	0	30	0	24	MHz
t _w	Pulse duration	CLR low		12	18	22		ns
		CLK high or low		12	18	22		
t _{su}	Setup time before CLK↑	Data		10	12	14		ns
		CLR inactive		3	3	3		
t _h	Hold time, data after CLK↑			3	3	3		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV174, SN74LV174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SCLS192B – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV174						UNIT
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	40	0	30	0	24	MHz
t_w	Pulse duration	CLR low	12		18		22	ns
		CLK high or low	12		18		22	
t_{su}	Setup time before CLK \uparrow	Data	10		12		14	ns
		CLR inactive	3		3		3	
t_h	Hold time, data after CLK \uparrow	3		3		3	ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV174						UNIT		
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$				$V_{CC} = 2.7\text{ V}$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f_{max}			40	90		30	80		24	MHz	
t_{pd}	CLR	Q	9	18		12	23		28	ns	
	CLK		8	20		13	29		36		

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV174						UNIT		
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$				$V_{CC} = 2.7\text{ V}$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f_{max}			40	90		30	80		24	MHz	
t_{pd}	CLR	Q	9	18		12	23		28	ns	
	CLK		8	20		13	29		36		

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	$C_L = 50\text{ pF}, f = 10\text{ MHz}$	3.3 V	24	pF
			5 V	52	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-77

**SN54LV174, SN74LV174
HEX D-TYPE FLIP-FLOPS
WITH CLEAR**





SCLS192B – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



SN54LV240A, SN74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS384 – SEPTEMBER 1997

- **EPIC™** (Enhanced-Performance Implanted CMOS) Process
- Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)
- Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs

description


These octal buffers/drivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV240A are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 'LV240A are organized as two 4-bit buffers/line drivers with separate output-enable (OE) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN54LV240A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV240A is characterized for operation from -40°C to 85°C .

SN54LV240A . . . J OR W PACKAGE
SN74LV240A . . . DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV240A . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	L
L	L	H
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LV240A, SN74LV240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCLS384 – SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range applied in high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DB package	115°C/W
DGV package	146°C/W
DW package	97°C/W
NS package	100°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV240A, SN74LV240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS384 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV240A		SN74LV240A		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2	5.5	2	5.5	V
V _{IeH}	High-level input voltage	V _{CC} = 2 V		1.5		V
		V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.7		
		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.7		
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.7		
V _{IIL}	Low-level input voltage	V _{CC} = 2 V		0.5		V
		V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3		
		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3		
		V _{CC} = 2.7 V to 3.6 V		V _{CC} × 0.3		
V _I	Input voltage	0	5.5	0	5.5	V
		High or low state		0	V _{CC}	V
V _O	Output voltage	0	5.5	0	5.5	V
		3-state		0	5.5	V
I _{OH}	High-level output current	V _{CC} = 2 V		-50		μA
		V _{CC} = 2.3 V to 2.7 V		-2		mA
		V _{CC} = 3 V to 3.6 V		-8		mA
		V _{CC} = 4.5 V to 5.5 V		-16		mA
I _{OL}	Low-level output current	V _{CC} = 2 V		50		μA
		V _{CC} = 2.3 V to 2.7 V		2		mA
		V _{CC} = 3 V to 3.6 V		8		mA
		V _{CC} = 4.5 V to 5.5 V		16		mA
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		0	200	ns/V
		V _{CC} = 3 V to 3.6 V		0	100	ns/V
		V _{CC} = 4.5 V to 5.5 V		0	20	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV240A, SN74LV240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCLS384 – SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV240A			SN74LV240A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			V
	I _{OH} = -2 mA	2.3 V	2			2			
	I _{OH} = -8 mA	3 V	2.48			2.48			
	I _{OH} = -16 mA	4.5 V	3.8			3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V	0.1			0.1			V
	I _{OL} = 2 mA	2.3 V	0.4			0.4			
	I _{OL} = 8 mA	3 V	0.44			0.44			
	I _{OL} = 16 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	5.5 V	±1			±1			μA
I _{OZ}	V _O = V _{CC} or GND	5.5 V	±5			±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	20			20			μA
I _{off}	V _O = 5.5 V	0 V	20			20			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.3			2.3			pF
		5 V	2.3			2.3			

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV240A		SN74LV240A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	6.3	11.6	1	14	1	14	ns	
t _{en} *	OE	Y		8.5	14.6	1	17	1	17		
t _{dis} *	OE	Y		9.7	14.1	1	16	1	16		
t _{pd}	A	Y	C _L = 50 pF	8.2	14.4	1	17	1	17	ns	
t _{en}	OE	Y		10.3	17.8	1	21	1	21		
t _{dis}	OE	Y		14.2	19.2	1	21	1	21		

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV240A		SN74LV240A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	4.6	7.5	1	9	1	9	ns	
t _{en} *	OE	Y		6.2	10.6	1	12.5	1	12.5		
t _{dis} *	OE	Y		8.3	12.5	1	13.5	1	13.5		
t _{pd}	A	Y	C _L = 50 pF	5.9	11	1	12.5	1	12.5	ns	
t _{en}	OE	Y		7.5	14.1	1	16	1	16		
t _{dis}	OE	Y		11.8	15	1	17	1	17		

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV240A, SN74LV240A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS384 – SEPTEMBER 1997

**switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV240A		SN74LV240A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A	Y	$C_L = 15\text{ pF}$	3.4	5.5		1	6.5	1	6.5	ns
t_{en}^*	OE	Y		4.6	7.3		1	8.5	1	8.5	
t_{dis}^*	$\overline{\text{OE}}$	Y		7.4	12.2		1	13.5	1	13.5	
t_{pd}	A	Y	$C_L = 50\text{ pF}$	4.4	7.5		1	8.5	1	8.5	ns
t_{en}	OE	Y		5.6	9.3		1	10.5	1	10.5	
t_{dis}	$\overline{\text{OE}}$	Y		9.7	14.2		1	15.5	1	15.5	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

output-skew characteristics, $C_L = 50\text{ pF}$ (see Note 5)

PARAMETER	V_{CC}	SN74LV240A		UNIT
		$T_A = 25^\circ\text{C}$		
		MIN	MAX	
$t_{sk(o)}$ Output skew	2.3 V to 2.7 V		2	ns
	3 V to 3.6 V	1.5		ns
	4.5 V to 5.5 V	1	1	ns

NOTE 5: Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 6)

PARAMETER		SN74LV240A		UNIT
		MIN	TYP	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.56	V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}	-0.49		V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		2.82	V
$V_{IH(D)}$	High-level dynamic input voltage	2.31		V
$V_{IL(D)}$	Low-level dynamic input voltage		0.99	V

NOTE 6: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd} Power dissipation capacitance	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	14	pF
		5 V	16	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-83



SN54LV240A, SN74LV240A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS

SCLS384 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	VCC
t _{PHZ} /t _{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PZL} and t_{PZH} are the same as t_{dis}.
 F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

SN54LV244A, SN74LV244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS383 - SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description


These octal buffers/line drivers are designed for 2-V to 5.5-V V_{CC} operation.

The 'LV244A are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The 'LV244A are organized as two 4-bit line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The SN54LV244A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV244A is characterized for operation from -40°C to 85°C .

SN54LV244A . . . J OR W PACKAGE
SN74LV244A . . . DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV244A . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE
(each buffer)

INPUTS		OUTPUT
\overline{OE}	A	Y
L	H	H
L	L	L
H	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated

SN54LV244A, SN74LV244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS


SCLS383 – SEPTEMBER 1997

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to 7 V
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range applied in high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Package thermal impedance, θ_{JA} (see Note 3):	
DB package	115°C/W
DGV package	146°C/W
DW package	97°C/W
NS package	100°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV244A, SN74LV244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
SCLS383 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV244A		SN74LV244A		UNIT	
		MIN	MAX	MIN	MAX		
V _{CC}	Supply voltage	2	5.5	2	5.5	V	
V _{IH}	High-level input voltage	V _{CC} = 2 V	1.5	1.5		V	
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.7	V _{CC} × 0.7			
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.7	V _{CC} × 0.7			
		V _{CC} = 4.5 V to 5.5 V	V _{CC} × 0.7	V _{CC} × 0.7			
V _{IL}	Low-level input voltage	V _{CC} = 2 V		0.5	0.5	V	
		V _{CC} = 2.3 V to 2.7 V	V _{CC} × 0.3	V _{CC} × 0.3			
		V _{CC} = 3 V to 3.6 V	V _{CC} × 0.3	V _{CC} × 0.3			
		V _{CC} = 2.7 V to 3.6 V	V _{CC} × 0.3	V _{CC} × 0.3			
V _I	Input voltage	0	5.5	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	0	V _{CC}	V
		3-state	0	5.5	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2 V		-50	-50	μA	
		V _{CC} = 2.3 V to 2.7 V		-2	-2		
		V _{CC} = 3 V to 3.6 V		-8	-8	mA	
		V _{CC} = 4.5 V to 5.5 V		-16	-16		
I _{OL}	Low-level output current	V _{CC} = 2 V		50	50	μA	
		V _{CC} = 2.3 V to 2.7 V		2	2		
		V _{CC} = 3 V to 3.6 V		8	8	mA	
		V _{CC} = 4.5 V to 5.5 V		16	16		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V	0	200	0	200	ns/V
		V _{CC} = 3 V to 3.6 V	0	100	0	100	
		V _{CC} = 4.5 V to 5.5 V	0	20	0	20	
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**SN54LV244A, SN74LV244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS**

SCLS383 - SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV244A			SN74LV244A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1			V
	I _{OH} = -2 mA	2.3 V	2			2			
	I _{OH} = -8 mA	3 V	2.48			2.48			
	I _{OH} = -16 mA	4.5 V	3.8			3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V	0.1			0.1			V
	I _{OL} = 2 mA	2.3 V	0.4			0.4			
	I _{OL} = 8 mA	3 V	0.44			0.44			
	I _{OL} = 16 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	5.5 V	±1			±1			μA
I _{OZ}	V _O = V _{CC} or GND	3.6 V							μA
		5.5 V	±5			±5			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V	20			20			μA
I _{off}	V _O = 5.5 V	0 V	20			20			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.3			2.3			pF
		5 V	2.3			2.3			

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV244A		SN74LV244A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	7.5	12.5		1	15	1	15	ns
t _{en} *	OE	Y		8.9	14.6		1	17	1	17	
t _{dis} *	OE	Y		9.1	14.1		1	16	1	16	
t _{pd}	A	Y	C _L = 50 pF	9.5	15.3		1	18	1	18	ns
t _{en}	OE	Y		10.8	17.8		1	21	1	21	
t _{dis}	OE	Y		13.4	19.2		1	21	1	21	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV244A		SN74LV244A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A	Y	C _L = 15 pF	5.4	8.4		1	10	1	10	ns
t _{en} *	OE	Y		6.3	10.6		1	12.5	1	12.5	
t _{dis} *	OE	Y		7.6	11		1	13	1	13	
t _{pd}	A	Y	C _L = 50 pF	6.8	11.9		1	13.5	1	13.5	ns
t _{en}	OE	Y		7.8	14.1		1	16	1	16	
t _{dis}	OE	Y		11	16		1	18	1	18	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV244A, SN74LV244A OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCLS383 - SEPTEMBER 1997

**switching characteristics over recommended operating free-air temperature range,
V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV244A		SN74LV244A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} [*]	A	Y	C _L = 15 pF	3.9	5.5		1	6.5	1	6.5	ns
t _{en} [*]	OE	Y		4.5	7.3		1	8.5	1	8.5	
t _{dis} [*]	OE	Y		6.5	12.2		1	13.5	1	13.5	
t _{pd}	A	Y	C _L = 50 pF	4.9	7.5		1	8.5	1	8.5	ns
t _{en}	OE	Y		5.6	9.3		1	10.5	1	10.5	
t _{dis}	OE	Y		8.8	14.2		1	15.5	1	15.5	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

output-skew characteristics, C_L = 50 pF (see Note 5)

PARAMETER	V _{CC}	SN74LV244A				UNIT
		T _A = 25°C		MIN	MAX	
		MIN	MAX			
t _{sk(o)} Output skew	2.3 V to 2.7 V			2		ns
	3 V to 3.6 V		1.5			ns
	4.5 V to 5.5 V		1		1	ns

NOTE 5: Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

noise characteristics, V_{CC} = 3.3 V, C_L = 50 pF, T_A = 25°C (see Note 6)

PARAMETER	SN74LV244A			UNIT
	MIN	TYP	MAX	
V _{OL(P)} Quiet output, maximum dynamic V _{OL}		0.55		V
V _{OL(V)} Quiet output, minimum dynamic V _{OL}		-0.5		V
V _{OH(V)} Quiet output, minimum dynamic V _{OH}		2.9		V
V _{IH(D)} High-level dynamic input voltage		2.31		V
V _{IL(D)} Low-level dynamic input voltage			0.99	V

NOTE 6: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 10 MHz	3.3 V	14	pF
		5 V	16	


PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV244A, SN74LV244A
OCTAL BUFFERS/DRIVERS
WITH 3-STATE OUTPUTS
 SCLS383 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	VCC
t _{PHZ} /t _{PZH}	GND



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. t_{PZL} and t_{PZH} are the same as t_{dis}.
 - F. t_{PZL} and t_{PZH} are the same as t_{en}.
 - G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382 - SEPTEMBER 1997

- **EPIC™ (Enhanced-Performance Implanted CMOS) Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Latch-Up Performance Exceeds 250 mA Per JESD 17**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)**
- **Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**


description

These octal bus transceivers are designed for 2-V to 5.5-V V_{CC} operation.


The 'LV245A are designed for asynchronous communication between data buses. The device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so the buses are effectively isolated.

The SN54LV245A is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV245A is characterized for operation from -40°C to 85°C .

SN54LV245A . . . J OR W PACKAGE
SN74LV245A . . . DB, DW, NS, OR PW PACKAGE
(TOP VIEW)



SN54LV245A . . . FK PACKAGE
(TOP VIEW)



FUNCTION TABLE

INPUTS		OPERATION
\overline{OE}	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1997, Texas Instruments Incorporated


SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382 – SEPTEMBER 1997

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I : Except I/O ports (see Note 1)	-0.5 V to 7 V
I/O ports (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range applied in the high or low state, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range applied in high-impedance or power-off state, V_O (see Note 1)	-0.5 V to 7 V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Package thermal impedance, θ_{JA} (see Note 3): DB package	115°C/W
DW package	97°C/W
NS package	100°C/W
PW package	128°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 5.5 V maximum.
 3. The package thermal impedance is calculated in accordance with JESD 51.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV245A, SN74LV245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCLS382 – SEPTEMBER 1997

recommended operating conditions (see Note 4)

		SN54LV245A		SN74LV245A		UNIT	
		MIN	MAX	MIN	MAX		
V _{CC}	Supply voltage	2	5.5	2	5.5	V	
V _{IH}	High-level input voltage	V _{CC} = 2 V		1.5		V	
		V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.7	V _{CC} × 0.7		
		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.7	V _{CC} × 0.7		
		V _{CC} = 4.5 V to 5.5 V		V _{CC} × 0.7	V _{CC} × 0.7		
V _{IL}	Low-level input voltage	V _{CC} = 2 V		0.5	0.5	V	
		V _{CC} = 2.3 V to 2.7 V		V _{CC} × 0.3	V _{CC} × 0.3		
		V _{CC} = 3 V to 3.6 V		V _{CC} × 0.3	V _{CC} × 0.3		
		V _{CC} = 2.7 V to 3.6 V		V _{CC} × 0.3	V _{CC} × 0.3		
V _I	Input voltage	0	5.5	0	5.5	V	
V _O	Output voltage	High or low state	0	V _{CC}	0	V _{CC}	V
		3-state	0	5.5	0	5.5	
I _{OH}	High-level output current	V _{CC} = 2 V		-50	-50	μA	
		V _{CC} = 2.3 V to 2.7 V		-2	-2	mA	
		V _{CC} = 3 V to 3.6 V		-8	-8		
		V _{CC} = 4.5 V to 5.5 V		-16	-16		
I _{OL}	Low-level output current	V _{CC} = 2 V		50	50	μA	
		V _{CC} = 2.3 V to 2.7 V		2	2	mA	
		V _{CC} = 3 V to 3.6 V		8	8		
		V _{CC} = 4.5 V to 5.5 V		16	16		
Δt/Δv	Input transition rise or fall rate	V _{CC} = 2.3 V to 2.7 V		0	200	ns/V	
		V _{CC} = 3 V to 3.6 V		0	100		
		V _{CC} = 4.5 V to 5.5 V		0	20		
T _A	Operating free-air temperature	-55	125	-40	85	°C	

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV245A, SN74LV245A OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SCLS382 – SEPTEMBER 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LV245A			SN74LV245A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -50 μA	2 V to 5.5 V	V _{CC} -0.1			V _{CC} -0.1			V
	I _{OH} = -2 mA	2.3 V	2			2			
	I _{OH} = -8 mA	3 V	2.48			2.48			
	I _{OH} = -16 mA	4.5 V	3.8			3.8			
V _{OL}	I _{OL} = 50 μA	2 V to 5.5 V				0.1			V
	I _{OL} = 2 mA	2.3 V				0.4			
	I _{OL} = 8 mA	3 V				0.44			
	I _{OL} = 16 mA	4.5 V				0.55			
I _I	V _I = V _{CC} or GND	5.5 V				±1			μA
I _{OZ}	V _O = V _{CC} or GND	5.5 V				±5			μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V				20			μA
I _{off}	V _O = 5.5 V	0 V				5			μA
C _i	Control inputs V _I = V _{CC} or GND	3.3 V				2.4			pF
		5 V				2.4			
C _{io}	A or B port V _O = V _{CC} or GND	3.3 V				5.4			pF
		5 V				5.4			

switching characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV245A		SN74LV245A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A or B	B or A	C _L = 15 pF	8.3 13			1	15	1	15	ns
t _{en} *	OE	A or B		11.8 19.9			1	22	1	22	
t _{dis} *	OE	A or B		11.8 18.1			1	20	1	20	
t _{pd} *	A or B	B or A	C _L = 50 pF	11.2 15.9			1	18	1	18	ns
t _{en} *	OE	A or B		14.1 22.7			1	26	1	26	
t _{dis} *	OE	A or B		17.6 23.1			1	25	1	25	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	T _A = 25°C			SN54LV245A		SN74LV245A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{pd} *	A or B	B or A	C _L = 15 pF	5.9 8.4			1	10	1	10	ns
t _{en} *	OE	A or B		8.2 13.2			1	15.5	1	15.5	
t _{dis} *	OE	A or B		9.6 16.5			1	19.5	1	19.5	
t _{pd} *	A or B	B or A	C _L = 50 pF	7.9 11.9			1	13.5	1	13.5	ns
t _{en} *	OE	A or B		9.9 16.7			1	19	1	19	
t _{dis} *	OE	A or B		13.9 19.8			1	22	1	22	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV245A, SN74LV245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCLS382 – SEPTEMBER 1997

switching characteristics over recommended operating free-air temperature range,
 $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	LOAD CAPACITANCE	$T_A = 25^\circ\text{C}$			SN54LV245A		SN74LV245A		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t_{pd}^*	A or B	B or A	$C_L = 15\text{ pF}$	4.3	5.5		1	6.5	1	6.5	ns
t_{en}^*	\overline{OE}	A or B		5.7	8.5		1	10.6	1	10	
t_{dis}^*	\overline{OE}	A or B		7.8	12.8		1	14.7	1	14.2	
t_{pd}	A or B	B or A	$C_L = 50\text{ pF}$	5.6	7.5		1	8.5	1	8.5	ns
t_{en}	\overline{OE}	A or B		7	10.6		1	12	1	12	
t_{dis}	\overline{OE}	A or B		10.9	14.7		1	16		16	

* On products compliant to MIL-PRF-38535, this parameter is warranted but not production tested.

output-skew characteristics, $C_L = 50\text{ pF}$ (see Note 5)

PARAMETER	V_{CC}	SN74LV245A				UNIT
		$T_A = 25^\circ\text{C}$		MIN	MAX	
		MIN	MAX			
$t_{sk(o)}$ Output skew	2.3 V to 2.7 V			2		ns
	3 V to 3.6 V			1.5		ns
	4.5 V to 5.5 V			1		ns

NOTE 5: Skew between any two outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

noise characteristics, $V_{CC} = 3.3\text{ V}$, $C_L = 50\text{ pF}$, $T_A = 25^\circ\text{C}$ (see Note 6)

PARAMETER		SN74LV245A			UNIT
		MIN	TYP	MAX	
$V_{OL(P)}$	Quiet output, maximum dynamic V_{OL}		0.45		V
$V_{OL(V)}$	Quiet output, minimum dynamic V_{OL}		-0.45		V
$V_{OH(V)}$	Quiet output, minimum dynamic V_{OH}		2.94		V
$V_{IH(D)}$	High-level dynamic input voltage	2.31			V
$V_{IL(D)}$	Low-level dynamic input voltage	0.99			V

NOTE 6: Characteristics are for surface-mount packages only. These parameters are warranted but not production tested.

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS		V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50\text{ pF}$, $f = 10\text{ MHz}$	3.3 V	20	pF
	Outputs disabled	5 V		25		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-95



SN54LV245A, SN74LV245A
OCTAL BUS TRANSCEIVERS
WITH 3-STATE OUTPUTS

SCLS382 – SEPTEMBER 1997

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	VCC
t_{PHZ}/t_{PZH}	GND



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV273, SN74LV273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2-μ Process**
- **Typical V_{OLP} (Output Ground Bounce) $< 0.8\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) $> 2\text{ V}$ at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description


These octal D-type flip-flops are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV273 are positive-edge-triggered flip-flops with direct clear ($\overline{\text{CLR}}$) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.


The SN74LV273 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV273 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV273 is characterized for operation from -40°C to 85°C .

SN54LV273... J OR W PACKAGE
SN74LV273... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV273... FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated


SN54LV273, SN74LV273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS195B - FEBRUARY 1993 - REVISED APRIL 1996

FUNCTION TABLE
 (each flip-flop)


INPUTS			OUTPUT
CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DB, DW, J, PW, and W packages.

logic diagram (positive logic)



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273, SN74LV273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SCLS195B – FEBRUARY 1993 – REVISED APRIL 1996

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	–0.5 V to 7 V
Input voltage range, V_I (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±25 mA
Continuous current through V_{CC} or GND	±50 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

recommended operating conditions (see Note 4)

		SN54LV273		SN74LV273		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		2		V
		$V_{CC} = 4.5$ V to 5.5 V		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7$ V to 3.6 V		0.8		V
		$V_{CC} = 4.5$ V to 5.5 V		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7$ V to 3.6 V		–6		mA
		$V_{CC} = 4.5$ V to 5.5 V		–12		
I_{OL}	Low-level output current	$V_{CC} = 2.7$ V to 3.6 V		6		mA
		$V_{CC} = 4.5$ V to 5.5 V		12		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	–55	125	–40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV273, SN74LV273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS195B - FEBRUARY 1993 - REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV273		SN74LV273		UNIT
			MIN	TYP	MAX	MIN	
V _{OH}	I _{OH} = -100 µA	MIN to MAX	V _{CC} -0.2		V _{CC} -0.2		V
	I _{OH} = -6 mA	3 V	2.4		2.4		
	I _{OH} = -12 mA	4.5 V	3.6		3.6		
V _{OL}	I _{OL} = 100 µA	MIN to MAX	0.2		0.2		V
	I _{OL} = 6 mA	3 V	0.4		0.4		
	I _{OL} = 12 mA	4.5 V	0.55		0.55		
I _I	V _I = V _{CC} or GND	3.6 V	±1		±1		µA
		5.5 V	±1		±1		
I _{OZ}	V _O = V _{CC} or GND, I _O = 0	3.6 V	±5		±5		µA
		5.5 V	±5		±5		
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20		20		µA
		5.5 V	20		20		
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500		500		µA
C _i	V _I = V _{CC} or GND	3.3 V	2.5		2.5		pF
		5 V	3		3		

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV273						UNIT	
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	60	0	50	0	40	MHz	
t _w	Pulse duration	CLR low	6		10		12		ns
		CLK high or low	7		10		12		
t _{su}	Setup time before CLK↑	Data	8		12		14		ns
		CLR inactive	2		2		2		
t _h	Hold time, data after CLK↑	3		2		2		ns	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV273						UNIT	
		V _{CC} = 5.5 V ± 0.5 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
		MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency	0	60	0	50	0	40	MHz	
t _w	Pulse duration	CLR low	6		10		12		ns
		CLK high or low	7		10		12		
t _{su}	Setup time before CLK↑	Data	8		12		14		ns
		CLR inactive	2		2		2		
t _h	Hold time, data after CLK↑	3		2		2		ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV273, SN74LV273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR

SCLS195B - FEBRUARY 1993 - REVISED APRIL 1996

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV273						UNIT		
			$V_{CC} = 5 V \pm 0.5 V$			$V_{CC} = 3.3 V \pm 0.3 V$				$V_{CC} = 2.7 V$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t_{max}			60	100		50	80		40	MHz	
t_{pd}	CLK	Q		11	16		16	22		26	ns
t_{PHL}	CLR	Q		13	22		14	24		30	ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50$ pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV273						UNIT		
			$V_{CC} = 5 V \pm 0.5 V$			$V_{CC} = 3.3 V \pm 0.3 V$				$V_{CC} = 2.7 V$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t_{max}			60	100		50	80		40	MHz	
t_{pd}	CLK	Q		11	16		16	22		26	ns
t_{PHL}	CLR	Q		13	22		14	24		30	ns

operating characteristics, $T_A = 25^\circ C$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	$C_L = 50$ pF, $f = 10$ MHz	3.3 V	32	pF
			5 V	41	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-101

SN54LV273, SN74LV273
OCTAL D-TYPE FLIP-FLOPS
WITH CLEAR





SCLS195B - FEBRUARY 1993 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 F. t_{PZL} and t_{PZH} are the same as t_{en}.
 G. t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

† SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These octal transparent D-type latches are designed for 2.7-V to 5.5-V V_{CC} operation.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN74LV373 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV373 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV373 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.


UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

SN54LV373 . . . J OR W PACKAGE
SN74LV373 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV373 . . . FK PACKAGE
(TOP VIEW)




SN54LV373, SN74LV373

OCTAL TRANSPARENT D-TYPE LATCHES


WITH 3-STATE OUTPUTS

SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DB, DW, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV373		SN74LV373		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-8		mA
		V _{CC} = 4.5 V to 5.5 V		-16		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		8		mA
		V _{CC} = 4.5 V to 5.5 V		16		
Δt/Δv	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV373			SN74LV373			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -8 mA	3 V	2.4			2.4			
	I _{OH} = -16 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 8 mA	3 V	0.4			0.4			
	I _{OL} = 16 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5			±5			μA
		5.5 V	±5			±5			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			
C _o	V _O = V _{CC} or GND	3.3 V	7			7			pF
		5 V	7.5			7.5			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-105

SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV373						UNIT			
		V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
		MIN	MAX		MIN	MAX			MIN	MAX	
t _w	Pulse duration, LE high	10		10		8		ns			
t _{SU}	Setup time, data before LE ↓	4		6		6		ns			
t _H	Hold time, data after LE ↓	6		6		6		ns			

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV373						UNIT			
		V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
		MIN	MAX		MIN	MAX			MIN	MAX	
t _w	Pulse duration, LE high	10		10		8		ns			
t _{SU}	Setup time, data before LE ↓	4		6		6		ns			
t _H	Hold time, data after LE ↓	6		6		6		ns			

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV373						UNIT			
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX	
t _{pd}	D	Q	8		16		11		22		28	
	LE	Q	11		19		15		25		26	
t _{en}	\overline{OE}	Q	15		23		15		27		28	
t _{dis}	\overline{OE}	Q	15		23		15		27		28	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV373						UNIT			
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V		
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX	
t _{pd}	D	Q	8		16		11		22		28	
	LE	Q	11		19		15		25		26	
t _{en}	\overline{OE}	Q	15		23		15		27		28	
t _{dis}	\overline{OE}	Q	15		23		15		27		28	

operating characteristics, T_A = 25°C

PARAMETER			TEST CONDITIONS	V _{CC}	TYP	UNIT	
C _{pd}	Power dissipation capacitance per latch	Outputs enabled	C _L = 50 pF, f = 10 MHz	3.3 V	47	pF	
		Outputs disabled			29		
		Outputs enabled			5 V		112
		Outputs disabled					62

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS





SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5\text{ V}$ to 5.5 V	$V_{CC} = 2.7\text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_z	$2 \times V_{CC}$	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR $\leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - t_{PZL} and t_{PZH} are the same as t_{en} .
 - t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

SN54LV374, SN74LV374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS197B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200\text{ pF}$, $R = 0$)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These octal edge-triggered D-type flip-flops are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV374 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either as normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN74LV374 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV374 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV374 is characterized for operation from -40°C to 85°C .

SN54LV374 . . . J OR W PACKAGE
SN74LV374 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV374 . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated


SN54LV374, SN74LV374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS197B - FEBRUARY 1993 - REVISED APRIL 1996


FUNCTION TABLE
(each flip-flop)

INPUTS			OUTPUT
\overline{OE}	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol†



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DB, DW, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV374, SN74LV374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS197B – FEBRUARY 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV374		SN74LV374		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-8		mA
		V _{CC} = 4.5 V to 5.5 V		-16		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		8		mA
		V _{CC} = 4.5 V to 5.5 V		16		
Δt/Δv	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} †	SN54LV374			SN54LV374			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -8 mA	3 V	2.4			2.4			
	I _{OH} = -16 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 8 mA	3 V	0.4			0.4			
	I _{OL} = 16 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5			±5			μA
		5.5 V	±5			±5			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			
C _o	V _O = V _{CC} or GND	3.3 V	7			7			pF
		5 V	8			8			

† For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-111

SN54LV374, SN74LV374

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS

WITH 3-STATE OUTPUTS

SCLS197B – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV374						UNIT
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	45	0	40	0	35	MHz
t_w	Pulse duration, CLK high or low	9		10		13		ns
t_{su}	Setup time before CLK↑	7		10		11		ns
t_h	Hold time, data after CLK↑	3		2		2		ns

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV374						UNIT
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$		$V_{CC} = 2.7\text{ V}$		
		MIN	MAX	MIN	MAX	MIN	MAX	
f_{clock}	Clock frequency	0	45	0	40	0	35	MHz
t_w	Pulse duration, CLK high or low	9		10		13		ns
t_{su}	Setup time before CLK↑	7		10		11		ns
t_h	Hold time, data after CLK↑	3		2		2		ns

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV374						UNIT		
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$				$V_{CC} = 2.7\text{ V}$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f_{max}			45	80		40	70		35	MHz	
t_{pd}	CLK	Q	11	19		15	24		29	ns	
t_{en}	$\overline{\text{OE}}$	Q	10	20		13	24		28	ns	
t_{dis}	$\overline{\text{OE}}$	Q	8	21		12	24		29	ns	

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV374						UNIT		
			$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$			$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$				$V_{CC} = 2.7\text{ V}$	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f_{max}			45	80		40	70		35	MHz	
t_{pd}	CLK	Q	11	19		15	24		29	ns	
t_{en}	$\overline{\text{OE}}$	Q	10	20		13	24		28	ns	
t_{dis}	$\overline{\text{OE}}$	Q	8	21		12	24		29	ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54LV374, SN74LV374
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCLS197B – FEBRUARY 1993 – REVISED APRIL 1996

operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	V _{CC}	TYP	UNIT
C _{pd}	Power dissipation capacitance per flip-flop	C _L = 50 pF, f = 10 MHz	3.3 V	52	pF
	Outputs enabled			34	
	Outputs disabled		5 V	60	
	Outputs enabled			35	



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


9-113

SN54LV374, SN74LV374

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SCLS197B – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION




TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND


WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS198B – FEBRUARY 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These octal transparent D-type latches are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV573 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN74LV573 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV573 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV573 is characterized for operation from -40°C to 85°C .

SN54LV573 . . . J OR W PACKAGE
SN74LV573 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV573 . . . FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated


SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS198B – FEBRUARY 1993 – REVISED APRIL 1996


FUNCTION TABLE
(each latch)

INPUTS			OUTPUT
\overline{OE}	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	Q_0
H	X	X	Z

logic symbol



logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for DB, DW, J, PW, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. This value is limited to 7 V maximum.

3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS198B – FEBRUARY 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV573		SN74LV573		UNIT
		MIN	MAX	MIN	MAX	
V _{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 2.7 V to 3.6 V		2		V
		V _{CC} = 4.5 V to 5.5 V		3.15		
V _{IL}	Low-level input voltage	V _{CC} = 2.7 V to 3.6 V		0.8		V
		V _{CC} = 4.5 V to 5.5 V		1.65		
V _I	Input voltage	0	V _{CC}	0	V _{CC}	V
V _O	Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH}	High-level output current	V _{CC} = 2.7 V to 3.6 V		-8		mA
		V _{CC} = 4.5 V to 5.5 V		-16		
I _{OL}	Low-level output current	V _{CC} = 2.7 V to 3.6 V		8		mA
		V _{CC} = 4.5 V to 5.5 V		16		
Δt/Δv	Input transition rise or fall rate	0	100	0	100	ns/V
T _A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC} [†]	SN54LV573			SN74LV573			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V _{OH}	I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2			V _{CC} -0.2			V
	I _{OH} = -8 mA	3 V	2.4			2.4			
	I _{OH} = -16 mA	4.5 V	3.6			3.6			
V _{OL}	I _{OL} = 100 μA	MIN to MAX	0.2			0.2			V
	I _{OL} = 8 mA	3 V	0.4			0.4			
	I _{OL} = 16 mA	4.5 V	0.55			0.55			
I _I	V _I = V _{CC} or GND	3.6 V	±1			±1			μA
		5.5 V	±1			±1			
I _{OZ}	V _O = V _{CC} or GND	3.6 V	±5			±5			μA
		5.5 V	±5			±5			
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	500			500			μA
C _i	V _I = V _{CC} or GND	3.3 V	2.5			2.5			pF
		5 V	3			3			
C _O	V _O = V _{CC} or GND	3.3 V	7			7			pF
		5 V	10			10			

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-117

SN54LV573, SN74LV573
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCLS198B – FEBRUARY 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV573						UNIT		
		V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
		MIN	MAX	MIN	MAX	MIN	MAX			
t _w	Pulse duration, LE high	9		12		14		ns		
t _{SU}	Setup time, data before LE↓	4		6		7		ns		
t _H	Hold time, data after LE↓	4		6		6		ns		

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV573						UNIT		
		V _{CC} = 5.5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
		MIN	MAX	MIN	MAX	MIN	MAX			
t _w	Pulse duration, LE high	9		12		14		ns		
t _{SU}	Setup time, data before LE↓	4		6		7		ns		
t _H	Hold time, data after LE↓	4		6		6		ns		

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV573						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t _{pd}	D	Q	9			13			23		ns
	LE		12			19			25		
t _{en}	OE	Q	11			16			22		ns
t _{dis}	OE	Q	15			21			28		ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV573						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V				V _{CC} = 2.7 V	
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
t _{pd}	D	Q	9			13			23		ns
	LE		12			19			25		
t _{en}	OE	Q	11			16			22		ns
t _{dis}	OE	Q	15			21			28		ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV573, SN74LV573
OCTAL TRANSPARENT D-TYPE LATCHES
WITH 3-STATE OUTPUTS

SCLS198B - FEBRUARY 1993 - REVISED APRIL 1996

operating characteristics, $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	VCC	TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	C _L = 50 pF, f = 10 MHz	3.3 V	30	pF
	Outputs enabled			14	
	Outputs disabled		5 V	36	
	Outputs enabled			16	



SN54LV573, SN74LV573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS





SCLS198B – FEBRUARY 1993 – REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_Z
t_{PHZ}/t_{PZH}	GND

WAVEFORM CONDITION	$V_{CC} = 4.5 \text{ V}$ to 5.5 V	$V_{CC} = 2.7 \text{ V}$ to 3.6 V
V_m	$0.5 \times V_{CC}$	1.5 V
V_i	V_{CC}	2.7 V
V_Z	$2 \times V_{CC}$	6 V



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR $\leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 D. The outputs are measured one at a time with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV574, SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS199B – MARCH 1993 – REVISED APRIL 1996

- **EPIC™ (Enhanced-Performance Implanted CMOS) 2- μ Process**
- **Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **Typical V_{OHV} (Output V_{OH} Undershoot) > 2 V at V_{CC} , $T_A = 25^\circ\text{C}$**
- **ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)**
- **Latch-Up Performance Exceeds 250 mA Per JEDEC Standard JESD-17**
- **Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), Ceramic Flat (W) Packages, Chip Carriers (FK), and (J) 300-mil DIPs**

description

These octal edge-triggered D-type flip-flops are designed for 2.7-V to 5.5-V V_{CC} operation.

The 'LV574 feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.


A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

\overline{OE} does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.


The SN74LV574 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV574 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LV574 is characterized for operation from -40°C to 85°C .

SN54LV574... J OR W PACKAGE
SN74LV574... DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LV574... FK PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

9-121

SN54LV574, SN74LV574


OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS199B – MARCH 1993 – REVISED APRIL 1996

FUNCTION TABLE
(each flip-flop)


INPUTS			OUTPUT
OE	CLK	D	Q
L	↑	H	H
L	↑	L	L
L	H or L	X	Q ₀
H	X	X	Z

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for DB, DW, J, PW, and W packages.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V_{CC}	-0.5 V to 7 V
Input voltage range, V_I (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	± 20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	± 50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	± 35 mA
Continuous current through V_{CC} or GND	± 70 mA
Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3):	
DB package	0.6 W
DW package	1.6 W
PW package	0.7 W
Storage temperature range, T_{stg}	-65°C to 150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. This value is limited to 7 V maximum.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.



SN54LV574, SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCLS199B – MARCH 1993 – REVISED APRIL 1996

recommended operating conditions (see Note 4)

		SN54LV574		SN74LV574		UNIT
		MIN	MAX	MIN	MAX	
V_{CC}	Supply voltage	2.7	5.5	2.7	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		2		V
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		3.15		
V_{IL}	Low-level input voltage	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		0.8		V
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		1.65		
V_I	Input voltage	0	V_{CC}	0	V_{CC}	V
V_O	Output voltage	0	V_{CC}	0	V_{CC}	V
I_{OH}	High-level output current	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		-8		mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		-16		
I_{OL}	Low-level output current	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$		8		mA
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$		16		
$\Delta t/\Delta v$	Input transition rise or fall rate	0	100	0	100	ns/V
T_A	Operating free-air temperature	-55	125	-40	85	°C

NOTE 4: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V_{CC}^\dagger	SN54LV574			SN74LV574			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
V_{OH}	$I_{OH} = -100\ \mu\text{A}$	MIN to MAX	$V_{CC} - 0.2$			$V_{CC} - 0.2$			V
	$I_{OH} = -8\ \text{mA}$	3 V	2.4			2.4			
	$I_{OH} = -16\ \text{mA}$	4.5	3.6			3.6			
V_{OL}	$I_{OL} = 100\ \mu\text{A}$	MIN to MAX	0.2			0.2			V
	$I_{OL} = 8\ \text{mA}$	3 V	0.4			0.4			
	$I_{OL} = 16\ \text{mA}$	4.5 V	0.55			0.55			
I_I	$V_I = V_{CC}$ or GND	3.6 V	± 1			± 1			μA
		5.5 V	± 1			± 1			
I_{OZ}	$V_O = V_{CC}$ or GND	3.6 V	± 5			± 5			μA
		5.5 V	± 5			± 5			
I_{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	20			20			μA
		5.5 V	20			20			
ΔI_{CC}	One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND	3 V to 3.6 V	500			500			μA
		3.3 V	2.5			2.5			
C_i	$V_I = V_{CC}$ or GND	5 V	3			3			pF
		3.3 V	7			7			
C_o	$V_O = V_{CC}$ or GND	3.3 V	7			7			pF
		5 V	10			10			

[†] For conditions shown as MIN or MAX, use the appropriate values under recommended operating conditions.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9-123

SN54LV574, SN74LV574
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCLS199B – MARCH 1993 – REVISED APRIL 1996

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN54LV574						UNIT
		V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	50		40		30	MHz	
t _w	Pulse duration, CLK high or low	8		12		14	ns	
t _{SU}	Setup time before CLK↑	5		8		9	ns	
t _h	Hold time, data after CLK↑	4		3		3	ns	

timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

		SN74LV574						UNIT
		V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V	
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	50		40		30	MHz	
t _w	Pulse duration, CLK high or low	8		12		14	ns	
t _{SU}	Setup time before CLK↑	5		8		9	ns	
t _h	Hold time, data after CLK↑	4		3		3	ns	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LV574						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			50	70		40	50		30	MHz	
t _{pd}	CLK	Q		12	17		17	24		26	ns
t _{en}	$\overline{\text{OE}}$	Q		11	17		16	22		25	ns
t _{dis}	$\overline{\text{OE}}$	Q		14	19		18	27		28	ns

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LV574						UNIT		
			V _{CC} = 5 V ± 0.5 V			V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 2.7 V			
			MIN	TYP	MAX	MIN	TYP	MAX		MIN	MAX
f _{max}			50	70		40	50		30	MHz	
t _{pd}	CLK	Q		12	17		17	24		26	ns
t _{en}	$\overline{\text{OE}}$	Q		11	17		16	22		25	ns
t _{dis}	$\overline{\text{OE}}$	Q		14	19		18	27		28	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN54LV574, SN74LV574
OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS
WITH 3-STATE OUTPUTS

SCLS199B - MARCH 1993 - REVISED APRIL 1996

operating characteristics, $T_A = 25^\circ\text{C}$


PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	$C_L = 50 \text{ pF}, f = 10 \text{ MHz}$	3.3 V	40	pF
	Outputs enabled			22	
	Outputs disabled		5 V	44	
	Outputs enabled			24	



SN54LV574, SN74LV574 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS





SCLS199B - MARCH 1993 - REVISED APRIL 1996

PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PZL} /t _{PZL}	V _Z
t _{PHZ} /t _{PZH}	GND

WAVEFORM CONDITION	V _{CC} = 4.5 V to 5.5 V	V _{CC} = 2.7 V to 3.6 V
V _m	0.5 × V _{CC}	1.5 V
V _i	V _{CC}	2.7 V
V _Z	2 × V _{CC}	6 V



- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.

Figure 1. Load Circuit and Voltage Waveforms

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Low-Voltage-Logic-Families

Author: Peter Forstner

Literature Number: SCVAE01A
Date: April, 28th 1997

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © year, Texas Instruments Incorporated

Contents

1	Introduction	10-7
2	Technology	10-8
2.1	Power-on-Demand	10-9
2.2	Bus Hold Circuit	10-10
2.3	Power-Up-Tristate	10-11
2.4	CMOS Pull-Up	10-12
2.5	Analog Buffer/Driver Circuit ALB	10-12
2.6	ESD Protection Circuits at the Inputs and Outputs	10-14
2.6.1	LV-Family	10-14
2.6.2	LVC-Family	10-14
2.6.3	ALVC-Family	10-15
2.6.4	LVT-Family	10-16
2.6.5	ALB-Family	10-16
3	Electrical Behavior	10-17
3.1	Inputs and Outputs	10-17
3.1.1	Switching Threshold	10-17
3.1.2	Connection to 5V CMOS	10-19
3.1.3	DC Characteristics	10-20
3.1.3.1	DC characteristic of LV circuits	10-20
3.1.3.2	DC Characteristic of LVC Circuits	10-21
3.1.3.3	DC Characteristic of ALVC Circuits	10-23
3.1.3.4	DC Characteristic of LVT Circuits	10-24
3.1.3.5	DC-Characteristic of ALB Circuits	10-25
3.2	No Supply Voltage	10-27
3.2.1	LV without Supply Voltage	10-27
3.2.2	LVC without Supply voltage	10-28
3.2.3	ALVC without Supply Voltage	10-29
3.2.4	LVT without Supply Voltage	10-31
3.2.5	ALB Without Supply Voltage	10-32
3.3	Power Consumption	10-33
3.3.1	Static Power Consumption	10-33
3.3.2	Dynamic Power Consumption	10-38
3.4	Dynamic Behavior	10-39
3.4.1	Input Signal Switching Speed	10-39
3.4.2	Speed	10-40
3.4.3	Characteristic Curves	10-42
4	Summary	10-43

List of illustrations

1	Output with and without Power on Demand (POD)	10-9
2	Supply current behavior versus frequency with and without Power-on-Demand (POD) circuit	10-9
3	Bus Hold Circuit	10-10
4	Typical input characteristic of a Bus Hold Circuit	10-11
5	LVT output with and without CMOS pull-up	10-12

6	Speed comparison of a conventional digital circuit to a linear circuit as used in ALB devices	10-13
7	ESD protection circuitry in LV circuits	10-14
8	ESD protection circuitry in LVC circuits	10-14
9	ESD protection circuitry in ALVC circuits	10-15
10	ESD protection circuitry in LVT circuits	10-16
11	ESD protection in ALB circuits	10-16
12	Definition of the voltage level for inputs (V_{il} , V_{ih}), outputs (V_{ol} , V_{oh}) and the switching threshold (V_{th}), of the families LV, LVC, ALVC, LVT and ALB in comparison with TTL-compatible and 5V CMOS families	10-18
13	Pinout of SN74LVC4245, SN74xxx245 and SN74ALVC164245	10-19
14	Input Characteristics of the SN74LV244	10-20
15	Output Characteristics of the SN74LV244	10-21
16	Input Characteristic of the SN74LVC244A	10-22
17	Output Characteristics of the SN74LVC244A	10-22
18	Input characteristic of the SN74ALVC16244A	10-23
19	Output Characteristic of the SN74ALVC16244A	10-23
20	Input characteristic of the SN74LVTH244A	10-24
21	Input characteristic of the SN74LVTH244A	10-25
22	Input characteristic of the SN74ALB16244	10-26
23	Output Characteristic of the SN74ALB16244	10-26
24	Input Characteristics of the SN74LV244 at $V_{CC} = 0V$	10-27
25	Output Characteristics of the SN74LV244 at $V_{CC} = 0V$	10-28
26	Input Characteristic of the SN74LVC244 at $V_{CC} = 0V$	10-28
27	Output Characteristic of the SN74LVC16244 at $V_{CC} = 0V$	10-29
28	Input Characteristic of the SN74ALVC16244A at $V_{CC} = 0V$	10-30
29	Output Characteristic of the SN74ALVC16244A at $V_{CC} = 0V$	10-30
30	Input Characteristic of the SN74LVTH244A at $V_{CC} = 0V$	10-31
31	Output Characteristic of the SN74LVTH244A at $V_{CC} = 0V$	10-31
32	Input characteristic of the SN74ALB16244 at $V_{CC} = 0V$	10-32
33	Output characteristic of the SN74ALB16244 at $V_{CC} = 0V$	10-33
34	CMOS or BiCMOS input stage circuit	10-34
35	Current consumption vs. input voltage of LV	10-35
36	Current consumption vs. input voltage of LVC	10-35
37	Current consumption vs. input voltage of ALVC	10-36
38	Current consumption vs. input voltage of LVT	10-36
39	Current consumption vs. input voltage of ALB ($I_{CC} = 0$ mA across all input voltages)	10-37
40	Open-circuit power consumption versus frequency	10-38
41	SN74LVC14 input signal waveform diagram with a 1 ms input slope	10-39
42	Input Schmitt-trigger hysteresis of the SN74LVC14	10-40
43	Propagation delay time t_{PLH} versus number of switching outputs	10-41
44	Propagation delay time t_{PHL} versus number of switching outputs	10-41
45	Rising edge diagrams of LV244, LVC244A, 'ALVC16244, LVTH244A and ALB16244 for a load of 500 Ω and 50 pF to GND	10-42
46	Falling edge diagrams of LV244, LVC244A, 'ALVC16244, LVTH244A and ALB16244 for a load of 500 Ω and 50 pF to GND	10-43

Low-Voltage-Logic-Families

ABSTRACT

This report concerns the new families of logic integrated circuits designed for a supply voltage of 3.3V, with suffixes LV, LVC, ALVC, LVT and ALB. The new technology of these circuits is first presented and explained; this is followed by a description of their electrical behavior under both DC and AC conditions.

1 Introduction

At the beginning of the sixties TTL logic became established as the preferred technology for digital signal processing. Since the breakdown voltage of the multi-emitter inputs used at that time was about 5.5V, the decision was taken to use a 5V-supply voltage. Since then 5V has become the standard for supply voltages with digital components.

	'HC245		'AHC245		'AC245	
	$V_{CC}=4.5V$	$V_{CC}=2.0V$	$V_{CC}=4.5V$	$V_{CC}=3.3V$	$V_{CC}=4.5V$	$V_{CC}=3.3V$
t_{PLH} TYP A \leftrightarrow B / B \leftrightarrow A	15 ns	40 ns	5.5 ns	8.3 ns	3.5 ns	5 ns
t_{PLH} MAX A \leftrightarrow B / B \leftrightarrow A	26 ns	130 ns	8.5 ns	13.5 ns	7 ns	9 ns
V_{OH} specified up to	-6 mA	-20 μ A	-8 mA	-4 mA	-24 mA	-12 mA
V_{OL} specified up to	6 mA	20 μ A	8 mA	4 mA	24 mA	12 mA

Table 1: Parameter changes within logic families HC, AC and AHC at reduced supply voltage

A number of different requirements have meanwhile driven the demand for a reduced supply voltage:

- ⇨ The reduction of the horizontal and vertical wafer geometries of modern semiconductors has now reached an order of magnitude that demands lower voltages to sustain device reliability. In particular, the high field strength with 5V operation represents an increase of stress that can lead to the breakdown of the gate oxide. The result is a short circuit of the CMOS transistor, which would make the component useless.
- ⇨ The demand for a further reduction in power consumption comes mostly from manufacturers of battery operated equipment. The power consumption results principally from capacitive loads, the operating frequency, and from the supply voltage. While the capacitances of the load and the operating frequency have a linear effect on power consumption, the consumption depends on the square of the supply voltage.
- ⇨ Lower power consumption however also reduces the generation of heat in subassemblies, and so can obviate the need for cooling fans, and simultaneously improve the reliability of the components. Lower temperatures also allow an increase in the density of integration of components. For this reason, many DRAM's operate these days internally with 3.3V, and their input and output signal levels are simply made to be compatible with their external 5V environment.

The logic families HC, AHC and AC can already be operated with a supply voltage of much less than 5V. With the HC and AHC family, the supply voltage is specified down to 2V in the data book; with the AC, down to 3V. The longer delay time and the reduced drive capability are however disadvantages of using a lower supply voltage which must be

taken into account. Table 1 shows several examples from the data book. In order to achieve a high speed and high drive capability despite a low supply voltage, it was necessary to develop new logic families.

2 Technology

The components in the logic families LV, LVC, ALVC and LVT and ALB were developed for a typical supply voltage of 3.3V. Four of the five families have, however, functions corresponding to those in the families with 5V supply voltage (Table 2), whereby their internal circuit structures and electrical characteristics conform basically to those of their 5V "relatives".

	LV	LVC	ALVC	LVT	ALB
Corresponding family with 5V supply voltage	HC	AC	≈AC	BCT and ABT	N/A
Process	CMOS 2.0 μm	CMOS 0.8 μm	CMOS 0.6 μm	BiCMOS 0.8 μm	BiCMOS 0.6 μm
Minimum supply voltage to ensure correct operation	2V	2.7V	2.3V	2.7V	3.0V
Power on Demand	Not needed	Not needed	Not needed	✓	
Bus Hold		LVCH	ALVCH	LVTH	
Power-Up Tristate				LVTZ and LVTH	
Inputs TTL-compatible	✓	✓	✓	✓	✓
Inputs tolerate 5V TTL		✓		✓	
Outputs TTL-compatible	✓	✓	✓	✓	✓

Table 2: Characteristics of the families LV, LVC, ALVC, LVT and ALB

The families LV, LVC and ALVC use pure CMOS processes, and show the typical characteristics of CMOS circuits. LVT is based on the BiCMOS process technology. The input circuit and internal logic is implemented with CMOS components, and the output stage with bipolar transistors. As a result of this BiCMOS technology, the characteristics of CMOS (low static power consumption) are combined with those of bipolar technology (namely, high drive power, improved dynamic power consumption and the highest speed).

2.1 Power-on-Demand




Figure 1: Output with and without Power on Demand (POD).




Figure 2: Supply current behavior versus frequency with and without Power-on-Demand (POD) circuit

A BiCMOS circuit, such as the LVT, has the highest power consumption when the output is in the 'L' state. The supply current is then mainly required in order to supply the Pull-Down transistor with base current. In order to reduce this current still further with battery-powered equipment, the "Power-on-Demand" (POD) circuit has been developed. This measures the current flowing into the output and then supplies the necessary base current (Figure 1). As a result of this, the supply current of the circuit I_{CC} , and consequently the power consumption, are drastically reduced at lower frequencies (Figure 2).

2.2 Bus Hold Circuit

With fast circuits having CMOS inputs, an open input or a very slowly changing edge can cause oscillation of the component. With this oscillation the power dissipation of the component increases significantly, and under worse case condition this can result in destruction.

For this reason bus lines must always be held at a defined logic level. This is no problem with unidirectional lines, since the driver always supplies all inputs connected to it with a valid logic level. If however with bi-directional bus lines all drivers are in a high impedance state, then a voltage level will be established which is determined by the leakage currents of the components that are connected to that bus line. In this situation a defined logic level can no longer be assumed. The inputs connected to this bus line now behave as open circuit inputs, and in the worst case a destruction of the component may result.

If it is not possible to keep an inactive state of the bus short enough that, during this period, no damaging voltages can build up, then it is usual to seek help with "pull-up" resistors or with split-resistor bus terminations, each consisting of a resistor connected to V_{CC} and GND. However, these resistors increase significantly both the loading of the outputs and the current drain of the complete system.




Figure 3: Bus Hold Circuit




Figure 4: Typical input characteristic of a Bus Hold Circuit

A more elegant method of supplying inactive bus lines with a defined level is to make use of a so-called "Bus Hold Circuit" (Figure 3). In this circuit, the output of a non-inverting driver is fed back to the input with a resistor. In this way a bistable circuit ("LATCH") results, which is connected to the bus line. This circuit always holds the bus line during an inactive phase in the previous logic state. With an appropriate choice of the feedback resistor an extremely low loading of the bus line results, and a possible charge transfer of the bus line when entering the inactive state can also be avoided. The characteristics of a Bus Hold Circuit are shown in Figure 4. A detailed discussion of the Bus Hold Circuit can be found in the Application Report "Bus Hold Circuits" [1] from TEXAS INSTRUMENTS.

In order to reduce the necessary component count, TEXAS INSTRUMENTS has integrated the Bus Hold Circuit into the inputs of the LVC-Widebus™, ALVC and LVT families.

2.3 Power-Up-Tristate

If in an electronic system it is necessary to switch off the supply voltage to individual subsystems, whilst the complete system continues to operate normally, then the following circuit properties are necessary:

- ⇨ The inputs and outputs of all circuits that are connected to a bus and switched off must be at high impedance, if the supply voltage is 0V.
- ⇨ If the supply voltage goes below the value necessary to ensure correct operation of the component, then the output must be at high impedance. This is necessary in order not to interfere with the active part of the system during the power-up or power-down phase.

All purely bipolar outputs with NPN transistors fulfill the requirement of being at a high impedance when the supply voltage is switched off, since a bipolar transistor is only at low impedance when a base current is flowing, or a diode path is connected in a forward direction. A supply voltage of 0V can however no longer supply a base current, and with an NPN pull-up transistor all diode paths are blocked. Also, since the breakdown voltages of these diodes will not be reached with TTL signals, these outputs will be at a high impedance.

Additional steps must be taken in order to fulfill the second requirement of a defined power-down behavior. With the LVTZ and LVTH components a special circuit (Power-Up Tristate) has been incorporated which controls the supply

voltage. If the supply voltage falls below about 1.8V, then the output stages will be at a high impedance. In this way a defined power-down and power-on behavior is assured.

2.4 CMOS Pull-Up




Figure 5: LVT output with and without CMOS pull-up

A bipolar TTL output stage, as shown in Figure 5, has the property that, with a 5V supply voltage in the HIGH state, an output voltage of a maximum of

$$V_{CC} - (2 \times V_{BE}) = 5V - (2 \times 0.7V) = 3.6V$$

can be reached. If an output stage of this kind is used with a 3.3V supply voltage, then the maximum possible level is

$$V_{CC} - (2 \times V_{BE}) = 3.3V - (2 \times 0.7V) = 1.9V$$

Since no TTL compatible output level can be attained with $V_{oh} = 1.9V$, an additional parallel CMOS pull-up transistor has been incorporated in the LVT family (Figure 5). This transistor allows an output voltage of almost V_{CC} , whilst the bipolar transistor takes over the high currents during the switching process. In this way, the bipolar output stage shows 'RAIL-TO-RAIL' switching behavior, and is compatible with the logic levels of the 5V TTL families and the 3.3V CMOS components.

The newer generation of bipolar output stages (ABT and LVT) are also supplied with an auxiliary CMOS transistor parallel to the bipolar pull-down transistor. The reason for this is not to extend the voltage swing, but to improve the switching performance, mostly with respect to switching speed.

2.5 Analog Buffer/Driver Circuit ALB

One feature of ALB devices is that analog circuitry in order to achieve maximum speed of the digital driver. As shown in Figure 6, every digital circuit operates with an input threshold voltage, which triggers an output signal change whenever that threshold is crossed in either direction. There is one disadvantage however, in that a certain delay t_a occurs until the rising input signal edge has reached this threshold. The driver reacts only after this threshold has been crossed, and after another delay t_b will toggle the output into the opposite state. In addition to the propagation delay of the driver there is another time t_c that passes until the rising output signal edge has reached the threshold. The cumulative propagation delay of the driver circuit then calculates as follows:

$$t_d = t_a + t_b + t_c$$

In an analog driver circuit the output state will change immediately with any voltage change at the input, even when this voltage swing is not within the range of the threshold voltage. The propagation delay t_a of digital circuits (see Figure 6) therefore does not occur, which reduces the device propagation delay to

$$t_d = t_b + t_c$$

In this case the waveform of the input signal is directly transferred to the output. The control signals of ALB circuits such as OUTPUT ENABLE are implemented as TTL-compatible digital inputs and switch at a threshold voltage of 1,5V.




Figure 6: Speed comparison of a conventional digital circuit to a linear circuit as used in ALB devices

2.6 ESD Protection Circuits at the Inputs and Outputs

2.6.1 LV-Family

As a protection against electrostatic discharge (ESD = ELECTROSTATIC DISCHARGE) the circuits in the LV family from TEXAS INSTRUMENTS are provided with protective circuitry at the inputs and outputs (Figure 7):

- ⇒ The inputs are protected against positive overvoltages by a diode to V_{CC} ; two NPN transistors provide protection against negative overvoltages. An additional resistor at the input limits the input current.
- ⇒ The protection of the outputs against positive and negative overvoltages is provided by two diodes, one connected to V_{CC} and one to GND.




Figure 7: ESD protection circuitry in LV circuits

2.6.2 LVC-Family




Figure 8: ESD protection circuitry in LVC circuits

With LVC components the following precautions have been taken to provide protection of the circuits against electrostatic discharge - see Figure 8:

- ⇒ The protection of the CMOS inputs against positive overvoltages is provided by two Zener diodes (Z-Diode) connected back-to-back in series. Negative overvoltages are limited by a Z-Diode and also by Z-Diodes connected back-to-back in series.
- ⇒ The protection of the outputs against positive and negative overvoltages is assured by a diode to V_{CC} and a Z-Diode to GND.

2.6.3 ALVC-Family

The ESD protection of ALVC devices is accomplished by following measures (Figure 9):

- ⇒ A Z-Diode and two back-to-back Z-Diodes in series undertake the protection of the CMOS inputs against positive overvoltages. Negative overvoltages are limited by a Z-Diode, and also by back-to-back Z-Diodes in series.
- ⇒ The protection of the outputs against positive and negative overvoltages is provided by a diode to V_{CC} and a Z-Diode to GND.




Figure 9: ESD protection circuitry in ALVC circuits

2.6.4 LVT-Family




Figure 10: ESD protection circuitry in LVT circuits

LVT components are protected against electrostatic discharge with the following circuitry (Figure 10):

- ⇒ The protection of the CMOS inputs is provided by two NPN transistors. An additional resistor at the input limits the input current.
- ⇒ ESD protection is not necessary for the high-power transistors in the bipolar output stage.

2.6.5 ALB-Family

The ESD protection of ALB components closely resembles that of the ALVC family (Figure 11):

- ⇒ A diode to GND and a diode to V_{CC} undertake the protection of the CMOS inputs against positive overvoltages.
- ⇒ The protection of the outputs against positive and negative overvoltages is provided by a diode to V_{CC} and a Z-Diode to GND.




Figure 11: ESD protection in ALB circuits

3 Electrical Behavior

The electrical characteristics of the families LV, LVC, ALVC and LVT are basically similar to those of their 5V "relatives" (Table 3). ALB circuits provide analog circuitry see chapter 2.5) and therefore have no counterpart within the 5V families.

		LV	LVC	ALVC	LVT	ALB
V_{CC}		2.7V..5.5V	2.7V..3.6V	2.3V..3.6V	2.3V..3.6V	3.0V..3.6V
Input Threshold Voltage		$V_{CC} / 2$ typ.=1.65 V	$V_{CC} / 2$ typ.=1.65 V	$V_{CC} / 2$ typ.=1.65 V	1.4V	None
Output Voltage	V_{OH}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	$V_i - 0.2 V$
	V_{OL}	0V	0V	0V	0V	$V_i + 0.2 V$
Output Current	I_{OH}	-8 mA	-24 mA	-24 mA	-32 mA	-25 mA
	I_{OL}	8 mA	24 mA	24 mA	64 mA	25 mA
Inputs and Outputs tolerate 5 V			✓		✓	
Power on Demand		Not Needed	Not Needed	Not Needed	✓	
Bus Hold			LVCH	ALVCH	LVTH	
Power-Up-Tristate					LVTZ and LVTH	
Maximum Static Current Consumption	I_{OH}	20 μ A	20 μ A	40 μ A	190 μ A	5.6 mA per Buffer
	I_{OZ}	20 μ A	20 μ A	40 μ A	190 μ A	0.8 mA
	I_{OL}	20 μ A	20 μ A	40 μ A	5 mA	5.6 mA per Buffer
Typical Propagation Delay		9.0 ns	4.0 ns	2.2 ns	2.4 ns	
Maximum Propagation Delay		14.0 ns	6.5 ns	4.0 ns	3.9 ns	

Table 3: Typical electrical characteristics of a Bus Driver

3.1 Inputs and Outputs

3.1.1 Switching Threshold

Whereas the LV, LVC and ALVC families (being pure CMOS) show the voltage levels, which are typical for CMOS, the LVT has been designed as a BiCMOS family with TTL-compatible voltage levels. Figure 12 shows the definitions of the input and output levels together with the typical switching thresholds of the inputs.

Due to its analog circuit technique (see chapter 2.5), an ALB device does not have an input threshold voltage. The input signal is amplified by an analog circuitry, and each input voltage change translates directly to a corresponding change in output level. When these inputs are driven by TTL-compatible logic such as LVT or the 5-Volt TTL families, then the ALB device will correspond with TTL-compatible signal swings.

Table 4 explains which logic families are suitable for driving the inputs of which other families.




Figure 12: Definition of the voltage level for inputs (V_{ih} , V_{in}), outputs (V_{oh} , V_{ol}) and the switching threshold (V_{th}), of the families LV, LVC, ALVC, LVT and ALB in comparison with TTL-compatible and 5V CMOS families.

	Output						
	LV	LVC	ALVC	LVT	ALB	TTL	5V CMOS
Input	LV	✓	✓	✓	✓	✓	level shifter
	LVC	✓	✓	✓	✓	✓	✓
	ALVC	✓	✓	✓	✓	✓	level shifter
	LVT	✓	✓	✓	✓	✓	✓
	ALB	✓	✓	✓	✓	✓	level shifter
	TTL	✓	✓	✓	✓	✓	✓
	5V CMOS	level shifter	pull-up to 5V	level shifter	pull-up to 5V	level shifter	pull-up to 5V

Table 4: Compatibility of the inputs and outputs of the logic families LV, LVC, ALVC, LVT and ALB in comparison with TTL-compatible and 5V CMOS families.

3.1.2 Connection to 5V CMOS

The connection of the LOW VOLTAGE families to 5V CMOS circuits is only possible in one direction: that is, 5V CMOS outputs can drive LVC and LVT inputs, but none of the LOW VOLTAGE families is able to supply the necessary voltage level for 5V CMOS inputs. For this reason the SN74LVC4245, SN74ALVC164245 and SN74ALVCC4245 SN74ALVC164245 were developed: these are special components for use as an interface between LOW VOLTAGE families and 5V CMOS circuits.

The SN74LVC4245 and SN74ALVC164245 establish a connection between 3.3V and 5V systems. The pin layout was designed such that they are directly replaceable by the standard components SN74xxx245 and SN74xx16245 without the need for changes in PCB layout (see Figure 13). The SN74LVC4245 is designed to support both a 3.3V to 5V adaptation as well as pure 3V systems. The supply voltages connected to it define the device behavior. Applying two different supply voltages (3.3V/5V) will make the device behave like a level shifter. Using 3.3V at all V_{CC} inputs will turn it into a 3.3V bus driver circuit. This feature allows the design of printed circuit boards that operate both in 5V-CMOS and TTL compatible systems without having to replace a device.




Figure 13: Pinout of SN74LVC4245, SN74xxx245 and SN74ALVC164245

3.1.3 DC Characteristics

The measurements of the output characteristics were done across a load current ranging from -200mA to $+200\text{mA}$. This range, however, can only be covered by means of special test conditions. Under normal operating conditions the maximum load currents as specified in the data sheets apply. During switching in dynamic mode, however, the outputs may momentarily carry currents almost as great. These current peaks do not harm the device.

3.1.3.1 DC characteristic of LV circuits

The inputs of the LV circuits (Figure 14) show the same behavior as circuits of the HC family and are influenced by the two diode paths connected to GND and V_{CC} (Figure 14 and Figure 15). Accordingly, with input voltages which are negative or beyond V_{CC} , diode characteristics can be observed. 5V CMOS High-levels can not be applied to the inputs of these devices.

The outputs of the LV family clearly display a characteristic typical of its CMOS output transistors: A straight-line resistor characteristic changes with increasing voltage-drop into that of a constant current source. The diodes against V_{CC} and GND limit the voltage swing to max. $V_{CC}+0,7\text{ V}$ and $-0,7\text{ V}$




Figure 14: Input Characteristics of the SN74LV244




Figure 15: Output Characteristics of the SN74LV244

3.1.3.2 DC Characteristic of LVC Circuits

The input characteristic of LVC-series devices is determined by the diode characteristic of its ESD protection circuitry, however only at negative voltages. The positive voltage range of LVCH circuits between 0V and 3V is defined by the bus-hold circuit (similar to LVT, see Figure 20). LVC circuits have no bus-hold circuitry and therefore always remain at high-impedance for voltages above 0V. At higher input voltages both the LVC and LVCH circuits remain at high-impedance.

The outputs of LVC-family devices behave like typical CMOS circuits. Since these do not have the diode to V_{CC} as their LV counterparts, the positive voltages are not limited to $V_{CC} + 0.7\text{ V}$.




Figure 16: Input Characteristic of the SN74LVC244A




Figure 17: Output Characteristics of the SN74LVC244A

3.1.3.3 DC Characteristic of ALVC Circuits




Figure 18: Input characteristic of the SN74ALVC16244A




Figure 19: Output Characteristic of the SN74ALVC16244A

The diode paths to GND and V_{CC} determine the output characteristic of the ALVC devices (Figure 18 and Figure 19) and show the same behavior as circuits of the LV family. Accordingly, negative input voltages and voltages beyond V_{CC} each display a diode characteristic. 5V CMOS High-levels may also not be applied to these circuits. The input clearly displays a bus-hold circuit characteristic for input voltages between 1V and V_{CC} .

3.1.3.4 DC Characteristic of LVT Circuits

The bus-hold circuitry is the typical feature of LVTH inputs (Figure 20). Diodes have been included both at inputs and outputs only to GND. Input voltages beyond V_{CC} therefore pose no problem for LVT circuits. At High-level above -80 mA the bipolar output of the LVT circuit (Figure 21) displays a CMOS characteristic curve typical of the CMOS Pull-up transistor (see chapter 2.4). The characteristic of a bipolar transistor can be observed at currents below -80 mA and at low-level.




Figure 20: Input characteristic of the SN74LVTH244A




Figure 21: Input characteristic of the SN74LVTH244A

3.1.3.5 DC-Characteristic of ALB Circuits

Due to their analog circuitry, the characteristics of ALB devices differ from those of the popular bipolar device families. The influence of diodes against GND and V_{CC} can also be observed at the inputs (Figure 22). The outputs display the typical characteristic curves of a pure bipolar output stage with diodes to V_{CC} and GND (Figure 23).




Figure 22: Input characteristic of the SN74ALB16244




Figure 23: Output Characteristic of the SN74ALB16244

3.2 No Supply Voltage

In systems where the supply voltage is sometimes switched off, the behavior of the component at $V_{CC} = 0V$ is of interest. The five circuit families show significantly different behavior in this respect.

3.2.1 LV without Supply Voltage

The ESD protection circuitry used with LV circuits (Figure 7) has the result that the voltages at the inputs and outputs never can be higher than one diode forward voltage drop above the voltage of the supply. With a supply voltage of 0V it is therefore not possible to apply a voltage of more than about +0.7V to the inputs and outputs, without thereby damaging the component (Figure 24 and Figure 25). LV circuits are therefore not suitable for use in systems where the supply voltage is sometimes switched off.




Figure 24: Input Characteristics of the SN74LV244 at $V_{CC} = 0V$




Figure 25: Output Characteristics of the SN74LV244 at $V_{CC} = 0V$

3.2.2 LVC without Supply voltage




Figure 26: Input Characteristic of the SN74LVC244 at $V_{CC} = 0V$




Figure 27: Output Characteristic of the SN74LVC16244 at $V_{CC} = 0V$

The ESD protection circuitry used for the inputs and outputs has no diode paths connected to V_{CC} , in contrast to the LV circuits. The inputs and outputs are therefore at high impedance in a positive voltage range (Figure 26 and Figure 27). The LVC devices are therefore suitable for systems that are partially switched off.

3.2.3 ALVC without Supply Voltage

As a result of the diode paths to V_{CC} and GND within its ESD protection circuitry (Figure 9), the ALVC family has the same behavior as the LV family. At a supply voltage of 0V it is not possible to apply a voltage of more than about +0.7V to the inputs or outputs without damaging the component (Figure 28 and Figure 29). ALVC circuits must therefore not be used in systems where the supply voltage is sometimes switched off.




Figure 28: Input Characteristic of the SN74ALVC16244A at $V_{CC} = 0V$




Figure 29: Output Characteristic of the SN74ALVC16244A at $V_{CC} = 0V$

3.2.4 LVT without Supply Voltage




Figure 30: Input Characteristic of the SN74LVTH244A at $V_{CC} = 0V$




Figure 31: Output Characteristic of the SN74LVTH244A at $V_{CC} = 0V$

As is typical with CMOS, the inputs with positive voltages are at a high impedance, since the ESD protection circuitry will also not be at a low impedance under these conditions (Figure 30). As a result of the bipolar output stage the outputs of LVT circuits will be at a high impedance, if the supply voltage is 0V (Figure 31). The LVTZ parts are provided with a Power-Up Tristate circuit, which puts the outputs in a high impedance state when V_{CC} drops below a level where proper operation can no longer be maintained. A defined behavior of the component is therefore also assured during the period when the supply voltage is being switched on and off.

3.2.5 ALB Without Supply Voltage

ALB circuits are supplied with diode paths to V_{CC} and GND. They are therefore not suitable for partially powered-down systems (Figure 32 and Figure 33).




Figure 32: Input characteristic of the SN74ALB16244 at $V_{CC} = 0V$




Figure 33: Output characteristic of the SN74ALB16244 at $V_{CC} = 0V$

3.3 Power Consumption

The power consumption of digital CMOS circuits increases linearly with increasing clock rates. This increase is much less significant with bipolar circuits. As the LVT is a BiCMOS family, and therefore has both CMOS and bipolar elements, this family displays a mixed behavior.

3.3.1 Static Power Consumption

Table 5 uses the '244 as an example to show the static power consumption of the four families LV, LVC, ALVC, LVT and ALB as it is guaranteed in the data sheets. The typical current consumption of these components is considerably less than this guaranteed value.

The CMOS feature of an extremely low static power consumption is demonstrated clearly by the three representatives of the pure CMOS families: LV244, LVC244A and ALVC16244A. Their supply current is a maximum of $10\mu A$ to $500\mu A$, corresponding to a maximum power consumption of $33\mu W$ to 1.65 mW . If the outputs are in a high impedance state, then their power consumption is reduced to a maximum of $33\mu W$ to $72\mu W$.

As a typical representative of a BiCMOS family, the 'LVT244A shows a significantly higher static power consumption than the pure CMOS families. On the other hand, the maximum value of 16.5 mW is still comparatively low. With high impedance outputs, the maximum power consumption is reduced to $627\mu W$. In comparison, the maximum power consumption of a pure 5V bipolar device such as the SN74F244 ranges at astronomical values between 400 mW and 450 mW .

Due to its linear circuit technology the static power consumption of an ALB16244 device is far above that of digitally operating circuits. This is the price to pay for the uncompromising circuit design optimized for maximum speed. At high speeds, however, the dynamic power consumption of ALB circuits remains less than that of other circuit families (see Figure 40).

	Test Conditions	LV244	LVC244A	ALVC16244A	LVTH244A	ALB16244
I _{CC}	V _{CC} = 3.6V Outputs high	max. 20 μA	max. 10 μA	max. 40 μA	max. 190 μA	max. 89.6 mA
	V _i = V _{CC} or GND Outputs low	max. 20 μA	max. 10 μA	max. 40 μA	max. 5 mA	max. 89.6 mA
	I _O = 0 Outputs disabled	max. 20 μA	max. 10 μA	max. 40 μA	max. 190 μA	max. 0.8 mA
ΔI _{CC}	V _{CC} = 3.0 V to 3.6 V one input at V _{CC} - 0.6 V other inputs at V _{CC} or GND	max. 500 μA	max. 500 μA	max.500 μA	max. 200 μA	max.750 μA

Table 5: Static Power Consumption of the 'LV244, 'LVC244A, 'ALVC16244A, 'LVTH244A, and 'ALB16244

Figure 34 shows a CMOS input stage, as used in CMOS and BiCMOS circuits. If the input voltage is the same as the supply voltage, then the P channel transistor is not conducting, and almost no current flows from V_{CC} to GND. Similarly, the N channel transistor will stop conducting at an input voltage of 0V. If the input voltage is not at the same potential as the supply voltage or GND, then the transistors of this input stage will operate in a linear region, and both transistors will be more or less conducting. As a result of this situation, the power consumption in static and dynamic operation increases, if the input level is not the same as the supply voltage or the GND potential. The parameter ΔI_{CC} in data books takes this fact into account. The linear input circuitry of an ALB device significantly differs in this respect from the fully digital circuit families. The ALB supply current remains at 0 mA for all input voltages when its outputs are switched into high impedance. The corresponding typical characteristics are shown in Figure 35 to Figure 39.




Figure 34: CMOS or BiCMOS input stage circuit




Figure 35: Current consumption vs. input voltage of LV




Figure 36: Current consumption vs. input voltage of LVC




Figure 37: Current consumption vs. input voltage of ALVC




Figure 38: Current consumption vs. input voltage of LVT




Figure 39: Current consumption vs. input voltage of ALB
($I_{CC} = 0$ mA across all input voltages)

3.3.2 Dynamic Power Consumption

With all five logic families the power consumption increases with operating frequency (Figure 40). This increase in power consumption partly results from the fact that internal capacitances need to be continuously charged and discharged, and partly because current "spikes" are generated when the output transistors are switched on and off (see chapter 3.3.1). In order to evaluate the power consumption of the bus driver alone, the curves in Figure 40 were measured without output load. The dynamic power consumption will increase when the outputs are connected to a load circuit.

The digitally operating families show a typical CMOS behavior: Linear increase of supply current with increasing frequency. The ALB device with its analog circuitry will display significant power consumption already in quiescent mode. However, it will increase only marginally with frequency. At high frequencies, ALB devices consume even less power than devices of other circuit families.




Figure 40: Open-circuit power consumption versus frequency

3.4 Dynamic Behavior

3.4.1 Input Signal Switching Speed

The inputs of the LVC, ALVC and ALB circuit families are supplied with Schmitt-Trigger circuit stages. While these reduce a device's sensitivity to distortions that may occur within a rising or falling edge, they are not suitable to handle extremely slow edges. A certain minimum edge steepness is therefore required for these devices. The values listed in Table 6 are to be understood as describing an input slope steepness that guarantees proper logic operation of these devices. SN74ALB-type devices operate with linear circuitry and will exactly reproduce a slowly rising input signal slope at their output.

Wherever slow input signal slopes need to be processed by logic gates it is necessary to select those with Schmitt-Trigger inputs, as these have been specifically designed for this purpose. Figure 41 shows the signal waveforms for an SN74LVC14 with an input signal switching within 1 ms, while Figure 42 displays the results of the same measurement as characteristic of V_{IN} over V_{OUT} .




Figure 41: SN74LVC14 input signal waveform diagram with a 1 ms input slope

Series	V_{CC}	U_{iHmax}	U_{iHmin}	U_S	dt/du
SN74LV	2.7 V..5.5 V	0,8 V	2,0 V	≈ 1,5 V	100 ns/V
SN74LVC	2.7 V..3.6 V	0,8 V	2,0 V	≈ 1,5 V	10 ns/V
SN74ALVC	2.3 V..3.6 V	0,8 V	2,0 V	≈ 1,5 V	10 ns/V
SN74LVT	2.3 V..3.6 V	0,8 V	2,0 V	1,4 V	10 ns/V
SN74ALB	3.0 V..3.6 V	0,8 V	2,0 V	-	-

Table 6: Required signal transition speeds of logic circuits




Figure 42: Input Schmitt-trigger hysteresis of the SN74LVC14

3.4.2 Speed

The maximum propagation delay times guaranteed in the data sheets (Table 7) show that LV devices are by far the slowest of the 3.3V families. Typical values and the correlation of propagation delay time to the number of switched outputs are shown in Figure 43 and Figure 44. Since ALVC and ALB are only available in the Widebus™ package, the beneficial features of this package come to play in these measurements. For this reason a Widebus™ packaged LVC16244A was also included in the comparison, while this device shows nearly identical behavior to ALVC16244A and ALB16244. In this case it becomes evident that the package influences this measurement more than the electrical features of the individual logic family.

	from	to	LV244	LVC244A	ALVC16244A	LVTH244A	ALB16244
t _{PLH}	A	Y	max. 14 ns	max. 6,5 ns	max. 3,6 ns	max. 3,5 ns	max. 2,0 ns
t _{PHL}	A	Y	max. 14 ns	max. 6,5 ns	max. 3,6 ns	max. 3,3 ns	max. 2,0 ns

Table 7: Data sheet values for propagation delay of the LV244, LVC244A, ALVC16244A, LVTH244A and ALB16244 devices at V_{CC} = 3,3 V ± 0,3 V and within temperatures ranging from -40 °C to +85 °C.




Figure 43: Propagation delay time t_{PLH} versus number of switching outputs




Figure 44: Propagation delay time t_{PHL} versus number of switching outputs

3.4.3 Characteristic Curves

Figure 45 and Figure 46 show typical characteristic curves of the five logic families LV, LVC, ALVC, LVT and ALB for a '244 bus driver function. The curves were measured at the outputs with a load of 500 Ω and 50 pF connected to GND in parallel. The different delay times and steepness of the edges can be clearly seen. The slowest family LV has a significantly longer rise and fall time than the two fastest digital families ALVC and LVT. As expected, the ALB family device is fastest. It is clearly visible that this device operates with analog circuitry, as no threshold voltage must be reached to cause an output signal transition. Because of the fast edges of the LVC, ALVC, LVT and ALB families, more attention must be paid to line theory topics such as reflections with these components when designing circuit boards than with the LV family.

	LV244	LVC244A	ALVC16244A	LVTH244A	ALB16244
Rise Time (10% - 90%)	5,9 ns	3,4 ns	2,4 ns	2,9 ns	1,7 ns
Fall Time (90% - 10%)	4,8 ns	3,0 ns	2,2 ns	1,9 ns	1,5 ns

Table 8 Typical Rise and Fall Times at $V_{CC}=3.3V$ and 25°C.




Figure 45: Rising edge diagrams of LV244, LVC244A, ALVC16244, LVTH244A and ALB16244 for a load of 500 Ω and 50 pF to GND




Figure 46: Falling edge diagrams of LV244, LVC244A, ALVC16244, LVTH244A and ALB16244 for a load of $500\ \Omega$ and $50\ \text{pF}$ to GND

4 Summary

When low power consumption or high speeds are required, then there is no choice but to lower supply voltage. Conventional CMOS logic families such as HC and AC already allow operation at very low supply voltages. However, this will severely limit the performance features of these devices. The logic families LV, LVC, ALVC, LVT and ALB have been specifically designed for 3.3V operation and deliver 5V performance characteristics at 3.3V supply voltage. TEXAS INSTRUMENTS currently offers five logic families and therefore can provide a solution for every requirement:

- ⇒ LV, which at 3.3V has the characteristics of the 5V family HCMOS.
- ⇒ LVC and ALVC, which correspond to the 5V family AC, and are therefore significantly faster than the LVC.
 - TTL-compatible input and output levels
 - High speed and
 - High drive capability.
- ⇒ ALB with its analog circuitry is definitely designed for highest speeds.

Literature:

- [1] "Bus Hold Circuits" Application Note, Texas Instruments,
TI Literature Code SDZAE15, TID Application note # EB209
- [2] CD-ROM "Logic Application Reports and Product Selection Guide", Texas Instruments,
TI Literature Code SDZDE01A
- [3] Data Book "Low Voltage Logic Data Book", Texas Instruments 1996.
TI Literature Code SCBD003B

General Information	1
ALB Widebus™	2
ALVC Widebus™	3
LVT Octals	4
LVT Widebus™	5
LVT JTAG/IEEE 1149.1	6
LVC MSI and Octals	7
LVC Widebus™	8
LV MSI and Octals	9
Application Reports	10
Mechanical Data	11

Contents

	Page
Ordering Instructions	11-3
Mechanical Data	11-5
D (R-PDSO-G**)	11-5
DB (R-PDSO-G**)	11-6
DGG (R-PDSO-G**)	11-7
DL (R-PDSO-G**)	11-8
DW (R-PDSO-G**)	11-9
FK (S-CQCC-N**)	11-10
HV (S-GDFP-F68)	11-11
J (R-GDIP-T**)	11-12
JT (R-GDIP-T**)	11-13
PM (S-PQFP-G64)	11-14
PW (R-PDSO-G**)	11-15
WD (R-GDFP-F**)	11-16
DGV (R-PDSO-G**)	11-17
DBB (R-PDSO-G**)	11-18

ORDERING INSTRUCTIONS

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this catalog should include a three-part type number as explained in the following example.

EXAMPLE: SN 74LVT244A PW LE

Prefix

MUST CONTAIN TWO TO FOUR LETTERS

- SN = Standard prefix
- SNJ = MIL-STD-883 processed and screened per JEDEC Standard 101

Unique Circuit Description

MUST CONTAIN SIX TO TWELVE CHARACTERS

- Examples: 74LV00
74LVT244A
74ALVCH16244

Package

MUST CONTAIN ONE TO THREE LETTERS

- D, DW = plastic small-outline package
 - DB, DL = plastic shrink small-outline package
 - DGG, PW = plastic thin shrink small-outline package
 - FK = leadless ceramic chip carrier
 - HV = ceramic quad flat package
 - J, JT = dual-in-line package
 - PM = plastic quad flat package
 - WD = ceramic flat package
- (from pin-connection diagram on individual data sheet)

Tape and Reel Packaging

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

MUST CONTAIN ONE OR TWO LETTERS


- LE = Left embossed tape and reel (required for DB and PW packages)
- R = Standard tape and reel (required for DGG; optional for D, DW, and DL packages)



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Four center pins are connected to die mount pad.
 E. Falls within JEDEC MS-012

MECHANICAL DATA

DB (R-PDSO-G**)
28 PIN SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



4040065 / B 10/94

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN




NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.

MECHANICAL DATA

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN




- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-013

MECHANICAL DATA

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



4040140/B 10/94

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - The terminals are gold plated.
 - Falls within JEDEC MS-004




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

HV (S-GDFP-F68)

CERAMIC QUAD FLATPACK




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

MECHANICAL DATA

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE

14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 E. Falls within MIL-STD-1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

JT (R-GDIP-T**)

CERAMIC DUAL-IN-LINE PACKAGE

24 PIN SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 E. Falls within MIL-STD-1835 GDIP-T24 and GDIP-T28 and JEDEC MO-058AA and MO-058AB

MECHANICAL DATA

PM (S-PQFP-G64)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Falls within JEDEC MO-136




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

MECHANICAL DATA

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PIN SHOWN



4040064/B 10/94


- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

MECHANICAL DATA

WD (R-GDFP-F**)

CERAMIC DUAL FLATPACK

48 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package can be hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for pin identification only.
 E. Falls within MIL-STD-1835: GDFP1-F48 and JEDEC MO-146AA
 GDFP1-F56 and JEDEC MO-146AB




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

24 PIN SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. The 24 and 28 pin fall within JEDEC MO-153 and the 14, 16, 20, 56 pins fall within JEDEC MO-194.


MECHANICAL DATA

MTSS005D - JANUARY 1997

DBB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

80 PIN SHOWN



4040212/D 03/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. The 80 pin falls within JEDEC MO-153 and the 100 pin falls within JEDEC MO-194.



NOTES

TI European Sales Offices

BELGIQUE/BELGIË

Texas Instruments S.A./N.V.
Avenue Jules Bordetlaan 11
1140 Bruxelles/Brussels
Tel: (02) 745 54 00
Fax: (02) 745 54 10

DEUTSCHLAND

Texas Instruments GmbH
Haggertystr.1
85356 Freising
Tel: (0 81 61) 80-0 od. Nbst.
Fax: (0 81 61) 80 45 16

Kirchhorster Straße 2

30659 Hannover
Tel: (0511) 90 49 60
Fax: (0511) 6 49 03 31

Maybachstraße 11

73760 Stuttgart - Ostfildern
Tel: (0711) 3 40 30
Fax: (0711) 3 40 32 57

ITALIA

Texas Instruments S.p.A.
Centro Direzionale Colleoni
Palazzo Perseo - Via Paracelso, 12
20041 Agrate Brianza (Mi)
Tel: (039) 6 84 21
Fax: (039) 6 84 29 12

ESPAÑA

Texas Instruments S.A.
c/Gobelos 43
28023 Madrid
Tel: (1) 3 72 80 51
Fax: (1) 3 72 82 66

FRANCE, MIDDLE EAST & AFRICA

Texas Instruments
8-10 Avenue Morane-Saulnier
B.P. 67
78141 Vélizy Villacoublay
Cedex
Tel: (1) 30 70 10 01
Fax: (1) 30 70 10 54

HOLLAND

Texas Instruments B.V.
Amsterdamseweg 204
1182 HL Amstelveen
Tel: (020) 5 46 98 00
Fax: (020) 6 46 31 36

EIRE

Texas Instruments Ltd.
Europa House
7/8 Harcourt Street
Dublin 2
Tel: (01) 4 75 41 94
Fax: (01) 4 75 47 78

SUOMI/FINLAND

Texas Instruments OY
Tekniikantie 12
02150 Espoo
Tel: (0) 43 54 20 33
Fax: (0) 46 73 23

SVERIGE, DANMARK & NORGE

Texas Instruments
Halsingegatan 40
113 85 Stockholm
Tel: (08) 587 555 00
Fax: (08) 587 555 90

UNITED KINGDOM

Texas Instruments Ltd.
800 Pavilion Drive
Northampton Business Park,
Northampton NN4 7YL
Tel: (01604) 663000
Fax: (01604) 663001

E-PIC

TI SC European Product Information Center

MULTILINGUAL TECHNICAL HOTLINE:

Français: +33 (0)1 30 70 11 64
English: +44 (0)1 60 466 3399
Italiano: +33 (0)1 30 70 11 67
Deutsch: +49 (0)8161 80 33 11

E-mail: epic@ti.com
24 Hours FAXLINE: +33 (0)1 30 70 10 32

APPLICATION SUPPORT (Via MODEM):

BBS: +33 (0)1 30 70 11 99
INTERNET: <http://www.ti.com>

If you have access to the Internet, you may like to visit
TI's World Wide Web server at:

<http://www.ti.com>

 **TEXAS
INSTRUMENTS**

